The general purpose input/output pins (GPIOs) are grouped as one or more ports with each port having up to 32 GPIOs.
The number of ports and GPIOs per port may vary with product variant and package. Refer to Registers and Pin assignments for more information about the number of GPIOs that are supported.
GPIO has the following user-configurable features:
GPIO port and the GPIO pin details illustrates the GPIO port containing 32
individual pins, where PIN0
is illustrated in more detail as a reference. All
signals on the left side in the illustration are used by other peripherals in the system and
therefore not directly available to the CPU.
GPIO pins of the system can be allocated among the cores, peripherals with dedicated pins, or subsystems such as trace and debug.
The pins of the system are listed in Pin assignments.
By default, all pins are assigned to the application core. The application core's MCUSEL bitfield in register PIN_CNF[n] (n=0..31) (Retained) controls the allocation of the pins into cores, peripherals and the TaD subsystem.
The pin's state, being either an output, input, or analog, can only be controlled and observed by the core for which the pin was allocated. Reading a pin that is not allocated to the current core will return zero, and writes will be ignored. If a pin is allocated to a subsystem that cannot access it, the pin stays under control of the application core's GPIO peripheral.
The GPIO peripheral of any core has its own set of registers that can be read and written independently, but they only affect a pin when it has been allocated to this core. Reading the GPIO peripheral registers of one core does not reveal the register contents of a different core.
Also note that when a pin p is not assigned to the application core, the application core's GPIO LATCH register, PIN_CNF[p].MCUSEL bitfield, and PIN_CNF[p].SENSE bitfield is prevented. For these, any write operations are ignored, and any read operation will return 0.
The GPIO port peripheral implements up to 32 pins, PIN0
through
PIN31
. Each of these pins can be individually configured in the PIN_CNF[n]
registers (n=0..31).
The following parameters can be configured through these registers:
The input buffer of a GPIO pin can be disconnected from the pin to enable power savings when the pin is not used as an input, see GPIO port and the GPIO pin details. Inputs must be connected to get a valid input value in the IN register, and for the sense mechanism to get access to the pin.
Other peripherals in the system can connect to GPIO pins and override their output value and configuration, or read their analog or digital input value. See GPIO port and the GPIO pin details.
Selected pins also support analog input signals, see ANAIN in GPIO port and the GPIO pin details. The assignment of the analog pins can be found in Pin assignments.
The drive strength is configured using the DRIVE field of register PIN_CNF[n] (n=0..31) (Retained). Some pins may not support every drive configuration, see Pin assignments for more information.
Pins sensitivity can be individually configured, through the SENSE field in the PIN_CNF[n] register, to detect either a high level or a low level on their input.
When the correct level is detected on any such configured pin, the sense mechanism will set the DETECT signal high. Each pin has a separate DETECT signal. Default behavior, defined by the DETECTMODE register, is that the DETECT signals from all pins in the GPIO port are combined into one common DETECT signal that is routed throughout the system, which then can be utilized by other peripherals. This mechanism is functional in both System ON and System OFF modes.
DETECTMODE and DETECTMODE_SEC are provided to handle secure and non-secure pins. DETECTMODE_SEC register is available to control the behavior associated to pin marked as secure, while the DETECTMODE register is restricted to pin marked as non-secure. Please refer to GPIO security for more details.
Make sure that a pin is in a level that cannot trigger the sense mechanism before enabling it. The DETECT signal will go high immediately if the SENSE condition configured in the PIN_CNF registers is met when the sense mechanism is enabled. This will trigger a PORT event if the DETECT signal was low before enabling the sense mechanism.
The DETECT signal is also used by power and clock management system to exit from System OFF mode, and by GPIOTE to generate the PORT event. In addition GPIOTE_SEC is used for PORT event related to secure pins). See POWER — Power control and GPIOTE — GPIO tasks and events for more information about how the DETECT signal is used.
When a pin's PINx.DETECT signal goes high, a flag will be set in the LATCH register. For example, when the PIN0.DETECT signal goes high, bit 0 in the LATCH register will be set to '1'. If the CPU performs a clear operation on a bit in the LATCH register when the associated PINx.DETECT signal is high, the bit in the LATCH register will not be cleared. The LATCH register will only be cleared if the CPU explicitly clears it by writing a '1' to the bit that shall be cleared, i.e. the LATCH register will not be affected by a PINx.DETECT signal being set low.
The LDETECT signal will be set high when one or more bits in the LATCH register are '1'. The LDETECT signal will be set low when all bits in the LATCH register are successfully cleared to '0'.
If one or more bits in the LATCH register are '1' after the CPU has performed a clear operation on the LATCH registers, a rising edge will be generated on the LDETECT signal. This is illustrated in DETECT signal behavior.
The LDETECT signal is by default not connected to the GPIO port's DETECT signal, but via the DETECTMODE register it is possible to change from default behavior to DETECT signal being derived directly from the LDETECT signal instead. See GPIO port and the GPIO pin details. DETECT signal behavior illustrates the DETECT signal behavior for these two alternatives.
The general purpose input/output (GPIO) peripheral is implemented as a split-security peripheral. If marked as non-secure, it can be accessed by both secure and non-secure accesses but will behave differently depending on the access type.
A non-secure peripheral access will only be able to configure and control pins defined as non-secure in the system protection unit (SPU) GPIOPORT.PERM[] register(s).
A non-secure access to a register or a bitfield controlling a pin marked as secure in GPIO.PERM[] register(s) will be ignored. Write access will have no effect and read access will return a zero value.
i
is set in the
SPU.GPIO.PERM[0] register (declaring Pin P0.i
as secure), then i
of those registersi
].OUT and PIN_CNF[i
]
will be ignoredi
i
].OUT, PIN[i
].OUT and
PIN_CNF[i
] will always return 0The GPIO.DETECTMODE and GPIO.DETECTMODE_SEC registers are handled differently than the other registers mentioned before. When accessed by a secure access, the DETECTMODE_SEC register control the source for the DETECT_SEC signal for the pins marked as secure. When accessed by a non-secure access, the DETECTMODE_SEC is read as zero and write accesses are ignored. The GPIO.DETECTMODE register controls the source for the DETECT_NSEC signal for the pins defined as non-secure.
Base address | Domain | Peripheral | Instance | Secure mapping | DMA security | Description | Configuration | |
---|---|---|---|---|---|---|---|---|
0x50842500 |
APPLICATION | GPIO |
P0 : S |
SPLIT |
NA |
General purpose input and output, port 0 |
P0.00 to P0.31 implemented |
|
0x50842800 |
APPLICATION | GPIO |
P1 : S |
SPLIT |
NA |
General purpose input and output, port 1 |
P1.00 to P1.15 implemented |
|
0x418C0500 | NETWORK | GPIO | P0 | NS | NA |
General purpose input and output |
P0.00 to P0.31 implemented |
|
0x418C0800 | NETWORK | GPIO | P1 | NS | NA |
General purpose input and output |
P1.00 to P1.15 implemented |
Register | Offset | Security | Description | |
---|---|---|---|---|
OUT | 0x004 |
Write GPIO port |
Retained |
|
OUTSET | 0x008 |
Set individual bits in GPIO port |
||
OUTCLR | 0x00C |
Clear individual bits in GPIO port |
||
IN | 0x010 |
Read GPIO port |
||
DIR | 0x014 |
Direction of GPIO pins |
Retained |
|
DIRSET | 0x018 |
DIR set register |
||
DIRCLR | 0x01C |
DIR clear register |
||
LATCH | 0x020 |
Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers |
Retained |
|
DETECTMODE | 0x024 |
Select between default DETECT signal behavior and LDETECT mode (For non-secure pin only) |
Retained |
|
DETECTMODE_SEC | 0x028 |
Select between default DETECT signal behavior and LDETECT mode (For secure pin only) |
Retained |
|
PIN_CNF[n] | 0x200 |
Configuration of GPIO pins |
Retained |
Address offset: 0x004
This register is a retained register
Write GPIO port
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID | f | e | d | c | b | a | Z | Y | X | W | V | U | T | S | R | Q | P | O | N | M | L | K | J | I | H | G | F | E | D | C | B | A | |||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A-f | RW |
PIN[i] (i=0..31) |
Pin i |
||||||||||||||||||||||||||||||||
Low |
0 |
Pin driver is low |
|||||||||||||||||||||||||||||||||
High |
1 |
Pin driver is high |
Address offset: 0x008
Set individual bits in GPIO port
Read: reads value of OUT register.
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID | f | e | d | c | b | a | Z | Y | X | W | V | U | T | S | R | Q | P | O | N | M | L | K | J | I | H | G | F | E | D | C | B | A | |||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A-f | RW |
PIN[i] (i=0..31) |
Pin i |
||||||||||||||||||||||||||||||||
Low |
0 |
Read: pin driver is low |
|||||||||||||||||||||||||||||||||
High |
1 |
Read: pin driver is high |
|||||||||||||||||||||||||||||||||
Set |
1 |
Write: writing a '1' sets the pin high; writing a '0' has no effect |
Address offset: 0x00C
Clear individual bits in GPIO port
Read: reads value of OUT register.
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID | f | e | d | c | b | a | Z | Y | X | W | V | U | T | S | R | Q | P | O | N | M | L | K | J | I | H | G | F | E | D | C | B | A | |||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A-f | RW |
PIN[i] (i=0..31) |
Pin i |
||||||||||||||||||||||||||||||||
Low |
0 |
Read: pin driver is low |
|||||||||||||||||||||||||||||||||
High |
1 |
Read: pin driver is high |
|||||||||||||||||||||||||||||||||
Clear |
1 |
Write: writing a '1' sets the pin low; writing a '0' has no effect |
Address offset: 0x010
Read GPIO port
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID | f | e | d | c | b | a | Z | Y | X | W | V | U | T | S | R | Q | P | O | N | M | L | K | J | I | H | G | F | E | D | C | B | A | |||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A-f | R |
PIN[i] (i=0..31) |
Pin i |
||||||||||||||||||||||||||||||||
Low |
0 |
Pin input is low |
|||||||||||||||||||||||||||||||||
High |
1 |
Pin input is high |
Address offset: 0x014
This register is a retained register
Direction of GPIO pins
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID | f | e | d | c | b | a | Z | Y | X | W | V | U | T | S | R | Q | P | O | N | M | L | K | J | I | H | G | F | E | D | C | B | A | |||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A-f | RW |
PIN[i] (i=0..31) |
Pin i |
||||||||||||||||||||||||||||||||
Input |
0 |
Pin set as input |
|||||||||||||||||||||||||||||||||
Output |
1 |
Pin set as output |
Address offset: 0x018
DIR set register
Read: reads value of DIR register.
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID | f | e | d | c | b | a | Z | Y | X | W | V | U | T | S | R | Q | P | O | N | M | L | K | J | I | H | G | F | E | D | C | B | A | |||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A-f | RW |
PIN[i] (i=0..31) |
Set as output pin i |
||||||||||||||||||||||||||||||||
Input |
0 |
Read: pin set as input |
|||||||||||||||||||||||||||||||||
Output |
1 |
Read: pin set as output |
|||||||||||||||||||||||||||||||||
Set |
1 |
Write: writing a '1' sets pin to output; writing a '0' has no effect |
Address offset: 0x01C
DIR clear register
Read: reads value of DIR register.
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID | f | e | d | c | b | a | Z | Y | X | W | V | U | T | S | R | Q | P | O | N | M | L | K | J | I | H | G | F | E | D | C | B | A | |||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A-f | RW |
PIN[i] (i=0..31) |
Set as input pin i |
||||||||||||||||||||||||||||||||
Input |
0 |
Read: pin set as input |
|||||||||||||||||||||||||||||||||
Output |
1 |
Read: pin set as output |
|||||||||||||||||||||||||||||||||
Clear |
1 |
Write: writing a '1' sets pin to input; writing a '0' has no effect |
Address offset: 0x020
This register is a retained register
Latch register indicating what GPIO pins that have met the criteria set in the PIN_CNF[n].SENSE registers
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID | f | e | d | c | b | a | Z | Y | X | W | V | U | T | S | R | Q | P | O | N | M | L | K | J | I | H | G | F | E | D | C | B | A | |||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A-f | RW |
PIN[i] (i=0..31) |
Status on whether PIN[i] has met criteria set in PIN_CNF[i].SENSE register. Write '1' to clear. |
||||||||||||||||||||||||||||||||
NotLatched |
0 |
Criteria has not been met |
|||||||||||||||||||||||||||||||||
Latched |
1 |
Criteria has been met |
Address offset: 0x024
This register is a retained register
Select between default DETECT signal behavior and LDETECT mode (For non-secure pin only)
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID | A | ||||||||||||||||||||||||||||||||||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
DETECTMODE |
Select between default DETECT signal behavior and LDETECT mode |
||||||||||||||||||||||||||||||||
Default |
0 |
DETECT directly connected to PIN DETECT signals |
|||||||||||||||||||||||||||||||||
LDETECT |
1 |
Use the latched LDETECT behavior |
Address offset: 0x028
This register is a retained register
Select between default DETECT signal behavior and LDETECT mode (For secure pin only)
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID |
A |
||||||||||||||||||||||||||||||||||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
DETECTMODE |
Select between default DETECT signal behavior and LDETECT mode |
||||||||||||||||||||||||||||||||
Default |
0 |
DETECT directly connected to PIN DETECT signals |
|||||||||||||||||||||||||||||||||
LDETECT |
1 |
Use the latched LDETECT behavior |
Address offset: 0x200 + (n × 0x4)
This register is a retained register
Configuration of GPIO pins
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
ID |
G |
G |
G |
E | E |
D |
D | D | D | C | C | B | A | ||||||||||||||||||||||
Reset 0x00000002 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | |||
ID | R/W | Field | Value ID | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
DIR |
Pin direction. Same physical register as DIR register |
||||||||||||||||||||||||||||||||
Input |
0 |
Configure pin as an input pin |
|||||||||||||||||||||||||||||||||
Output |
1 |
Configure pin as an output pin |
|||||||||||||||||||||||||||||||||
B | RW |
INPUT |
Connect or disconnect input buffer |
||||||||||||||||||||||||||||||||
Connect |
0 |
Connect input buffer |
|||||||||||||||||||||||||||||||||
Disconnect |
1 |
Disconnect input buffer |
|||||||||||||||||||||||||||||||||
C | RW |
PULL |
Pull configuration |
||||||||||||||||||||||||||||||||
Disabled |
0 |
No pull |
|||||||||||||||||||||||||||||||||
Pulldown |
1 |
Pull down on pin |
|||||||||||||||||||||||||||||||||
Pullup |
3 |
Pull up on pin |
|||||||||||||||||||||||||||||||||
D | RW |
DRIVE |
Drive configuration Some pins may not support every drive configuration. |
||||||||||||||||||||||||||||||||
S0S1 |
0 |
Standard '0', standard '1' |
|||||||||||||||||||||||||||||||||
H0S1 |
1 |
High drive '0', standard '1' |
|||||||||||||||||||||||||||||||||
S0H1 |
2 |
Standard '0', high drive '1' |
|||||||||||||||||||||||||||||||||
H0H1 |
3 |
High drive '0', high 'drive '1'' |
|||||||||||||||||||||||||||||||||
D0S1 |
4 |
Disconnect '0', standard '1' (normally used for wired-or connections) |
|||||||||||||||||||||||||||||||||
D0H1 |
5 |
Disconnect '0', high drive '1' (normally used for wired-or connections) |
|||||||||||||||||||||||||||||||||
S0D1 |
6 |
Standard '0', disconnect '1' (normally used for wired-and connections) |
|||||||||||||||||||||||||||||||||
H0D1 |
7 |
High drive '0', disconnect '1' (normally used for wired-and connections) |
|||||||||||||||||||||||||||||||||
E0E1 |
11 |
Extra high drive '0', extra high drive '1' |
|||||||||||||||||||||||||||||||||
E | RW |
SENSE |
Pin sensing mechanism |
||||||||||||||||||||||||||||||||
Disabled |
0 |
Disabled |
|||||||||||||||||||||||||||||||||
High |
2 |
Sense for high level |
|||||||||||||||||||||||||||||||||
Low |
3 |
Sense for low level |
|||||||||||||||||||||||||||||||||
G | RW |
MCUSEL |
Select which MCU/Subsystem controls this pin Note: this field is only accessible from secure code. |
||||||||||||||||||||||||||||||||
AppMCU |
0x0 |
Application MCU |
|||||||||||||||||||||||||||||||||
NetworkMCU |
0x1 |
Network MCU |
|||||||||||||||||||||||||||||||||
Peripheral |
0x3 |
Peripheral with dedicated pins |
|||||||||||||||||||||||||||||||||
TND |
0x7 |
Trace and Debug Subsystem |
Symbol | Description | Min. | Typ. | Max. | Units | ||||
---|---|---|---|---|---|---|---|---|---|
VIH |
Input high voltage |
0.7 x VDD | VDD | V | |||||
VIL |
Input low voltage |
VSS | 0.3 x VDD | V | |||||
VOH,SD |
Output high voltage, standard drive, 0.5 mA, VDD ≥ 1.7 V |
VDD - 0.4 | VDD | V | |||||
VOH,HDH |
Output high voltage, high drive, 5 mA, VDD ≥ 2.7 V |
VDD - 0.4 | VDD | V | |||||
VOH,HDL |
Output high voltage, high drive, 3 mA, VDD ≥ 1.7 V |
VDD - 0.4 | VDD | V | |||||
VOL,SD |
Output low voltage, standard drive, 0.5 mA, VDD ≥ 1.7 V |
VSS | VSS + 0.4 | V | |||||
VOL,HDH |
Output low voltage, high drive, 5 mA, VDD ≥ 2.7 V |
VSS | VSS + 0.4 | V | |||||
VOL,HDL |
Output low voltage, high drive, 3 mA, VDD ≥ 1.7 V |
VSS | VSS + 0.4 | V | |||||
IOL,SD |
Current at VSS + 0.4 V, output set low, standard drive, VDD ≥ 1.7 V |
1 | 2 | 4 | mA | ||||
IOL,HDH |
Current at VSS + 0.4 V, output set low, high drive, VDD ≥ 2.7 V |
6 | mA | ||||||
IOL,HDL |
Current at VSS + 0.4 V, output set low, high drive, VDD ≥ 1.7 V |
3 | mA | ||||||
IOL,HDL,QSPI |
Current at VSS + 0.4 V, output set low, high drive, VDD ≥ 1.7 V |
10 | mA | ||||||
IOL,HDL,TWIM |
Current at VSS + 0.4 V, output set low, high drive, VDD ≥ 1.7 V |
50 | mA | ||||||
IOH,SD |
Current at VDD - 0.4 V, output set high, standard drive, VDD ≥1.7 |
1 | 2 | 3 | mA | ||||
IOH,HDH |
Current at VDD - 0.4 V, output set high, high drive, VDD ≥ 2.7 V |
6 | mA | ||||||
IOH,HDL |
Current at VDD - 0.4 V, output set high, high drive, VDD ≥ 1.7 V |
3 | mA | ||||||
IOH,HDL,QSPI |
Current at VDD - 0.4 V, output set high, high drive, VDD ≥ 1.7 V |
10 | mA | ||||||
IGPIO,TOTAL |
Recommended maximum current drawn by all GPIOs |
152 | mA | ||||||
tRF,15pF |
Rise/fall time, standard drive mode, 10 to 90%, 15 pF load1 |
9 | ns | ||||||
tRF,25pF |
Rise/fall time, standard drive mode, 10 to 90%, 25 pF load1 |
14 | ns | ||||||
tRF,50pF |
Rise/fall time, standard drive mode, 10 to 90%, 50 pF load1 |
26 | ns | ||||||
tHRF,10pF,QSPI96 |
Rise/Fall time, high drive mode, 20 to 80%, 10 pF load, VDD 1.6 V to 3.6 V, QSPI running at 96 MHz1 |
8.5 | ns | ||||||
tHRF,15pF |
Rise/Fall time, high drive mode, 10 to 90%, 15 pF load1 |
4 | ns | ||||||
tHRF,25pF |
Rise/Fall time, high drive mode, 10 to 90%, 25 pF load1 |
5 | ns | ||||||
tHRF,50pF |
Rise/Fall time, high drive mode, 10 to 90%, 50 pF load1 |
9 | ns | ||||||
RPU |
Pull-up resistance |
13 | kΩ | ||||||
RPD |
Pull-down resistance |
13 | kΩ | ||||||
CPAD |
Pad capacitance |
1.5 | pF | ||||||
CPAD_NFC |
Pad capacitance on NFC pads |
4 | pF | ||||||
INFC_LEAK |
Leakage current between NFC pads when driven to different states |
1 | 10 | µA |