Halting the CPU

Use the standard Serial Wire Debug (SWD) Arm® CoreSight™ Debug Access Port (DAP) protocol to issue a halt command to the chip.

An application running on the device that was previously programmed may use the Watchdog timer (WDT). The default configuration of the WDT will pause it, if the CPU is halted.