The SPI master provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. This section is added for legacy support for now.
RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.
The TXD and RXD registers are double-buffered to enable some degree of uninterrupted data flow in and out of the SPI master.
The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.
Mode | Clock polarity | Clock phase |
---|---|---|
CPOL | CPHA | |
SPI_MODE0 | 0 (Leading) | 0 (Active High) |
SPI_MODE1 | 0 (Leading) | 1 (Active Low) |
SPI_MODE2 | 1 (Trailing) | 0 (Active High) |
SPI_MODE3 | 1 (Trailing) | 1 (Active Low) |
The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins.
This mapping is according to the configuration specified in the PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated SPI master signal is not connected to any physical pin. The PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSELSCK, PSELMOSI, and PSELMISO must only be configured when the SPI master is disabled.
To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in Table 2 prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.
Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.
SPI master signal | SPI master pin | Direction | Output value |
---|---|---|---|
SCK | As specified in PSELSCK | Output | Same as CONFIG.CPOL |
MOSI | As specified in PSELMOSI | Output | 0 |
MISO | As specified in PSELMISO | Input | Not applicable |
The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used.
Disabling a peripheral that has the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.
See the Instantiation table in Instantiation for details on peripherals and their IDs.
An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register.
Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.
The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in Figure 2. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.
The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.
The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see Figure 3. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.
Base address | Peripheral | Instance | Description | Configuration | |
---|---|---|---|---|---|
0x40003000 | SPI | SPI0 |
SPI master 0 |
Deprecated |
|
0x40004000 | SPI | SPI1 |
SPI master 1 |
Deprecated |
|
0x40023000 | SPI | SPI2 |
SPI master 2 |
Deprecated |
Register | Offset | Description | |
---|---|---|---|
EVENTS_READY | 0x108 |
TXD byte sent and RXD byte received |
|
INTENSET | 0x304 |
Enable interrupt |
|
INTENCLR | 0x308 |
Disable interrupt |
|
ENABLE | 0x500 |
Enable SPI |
|
PSELSCK | 0x508 |
Pin select for SCK |
Deprecated |
PSELMOSI | 0x50C |
Pin select for MOSI |
Deprecated |
PSELMISO | 0x510 |
Pin select for MISO |
Deprecated |
PSEL.SCK | 0x508 |
Pin select for SCK |
|
PSEL.MOSI | 0x50C |
Pin select for MOSI |
|
PSEL.MISO | 0x510 |
Pin select for MISO |
|
RXD | 0x518 |
RXD register |
|
TXD | 0x51C |
TXD register |
|
FREQUENCY | 0x524 |
SPI frequency |
|
CONFIG | 0x554 |
Configuration register |
Address offset: 0x304
Enable interrupt
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | ||||||||||||||||||||||||||||||||||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
READY |
Write '1' to Enable interrupt for READY event See EVENTS_READY |
||||||||||||||||||||||||||||||||
Set |
1 |
Enable |
|||||||||||||||||||||||||||||||||
Disabled |
0 |
Read: Disabled |
|||||||||||||||||||||||||||||||||
Enabled |
1 |
Read: Enabled |
|||||||||||||||||||||||||||||||||
Address offset: 0x308
Disable interrupt
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | ||||||||||||||||||||||||||||||||||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
READY |
Write '1' to Disable interrupt for READY event See EVENTS_READY |
||||||||||||||||||||||||||||||||
Clear |
1 |
Disable |
|||||||||||||||||||||||||||||||||
Disabled |
0 |
Read: Disabled |
|||||||||||||||||||||||||||||||||
Enabled |
1 |
Read: Enabled |
|||||||||||||||||||||||||||||||||
Address offset: 0x500
Enable SPI
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | |||||||||||||||||||||||||||||||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
ENABLE |
Enable or disable SPI |
||||||||||||||||||||||||||||||||
Disabled |
0 |
Disable SPI |
|||||||||||||||||||||||||||||||||
Enabled |
1 |
Enable SPI |
|||||||||||||||||||||||||||||||||
Address offset: 0x508
Pin select for SCK
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | |||
Reset 0xFFFFFFFF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
PSELSCK |
[0..31] |
Pin number configuration for SPI SCK signal |
|||||||||||||||||||||||||||||||
Disconnected |
0xFFFFFFFF |
Disconnect |
|||||||||||||||||||||||||||||||||
Address offset: 0x50C
Pin select for MOSI
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | |||
Reset 0xFFFFFFFF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
PSELMOSI |
[0..31] |
Pin number configuration for SPI MOSI signal |
|||||||||||||||||||||||||||||||
Disconnected |
0xFFFFFFFF |
Disconnect |
|||||||||||||||||||||||||||||||||
Address offset: 0x510
Pin select for MISO
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | |||
Reset 0xFFFFFFFF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
PSELMISO |
[0..31] |
Pin number configuration for SPI MISO signal |
|||||||||||||||||||||||||||||||
Disconnected |
0xFFFFFFFF |
Disconnect |
|||||||||||||||||||||||||||||||||
Address offset: 0x508
Pin select for SCK
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | |||
Reset 0xFFFFFFFF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
PSELSCK |
[0..31] |
Pin number configuration for SPI SCK signal |
|||||||||||||||||||||||||||||||
Disconnected |
0xFFFFFFFF |
Disconnect |
|||||||||||||||||||||||||||||||||
Address offset: 0x50C
Pin select for MOSI
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | |||
Reset 0xFFFFFFFF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
PSELMOSI |
[0..31] |
Pin number configuration for SPI MOSI signal |
|||||||||||||||||||||||||||||||
Disconnected |
0xFFFFFFFF |
Disconnect |
|||||||||||||||||||||||||||||||||
Address offset: 0x510
Pin select for MISO
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | |||
Reset 0xFFFFFFFF | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
PSELMISO |
[0..31] |
Pin number configuration for SPI MISO signal |
|||||||||||||||||||||||||||||||
Disconnected |
0xFFFFFFFF |
Disconnect |
|||||||||||||||||||||||||||||||||
Address offset: 0x518
RXD register
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | A | A | A | A | |||||||||||||||||||||||||||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | R |
RXD |
RX data received. Double buffered |
||||||||||||||||||||||||||||||||
Address offset: 0x51C
TXD register
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | A | A | A | A | |||||||||||||||||||||||||||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
TXD |
TX data to send. Double buffered |
||||||||||||||||||||||||||||||||
Address offset: 0x524
SPI frequency
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | A | |||
Reset 0x04000000 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
FREQUENCY |
SPI master data rate |
||||||||||||||||||||||||||||||||
K125 |
0x02000000 |
125 kbps |
|||||||||||||||||||||||||||||||||
K250 |
0x04000000 |
250 kbps |
|||||||||||||||||||||||||||||||||
K500 |
0x08000000 |
500 kbps |
|||||||||||||||||||||||||||||||||
M1 |
0x10000000 |
1 Mbps |
|||||||||||||||||||||||||||||||||
M2 |
0x20000000 |
2 Mbps |
|||||||||||||||||||||||||||||||||
M4 |
0x40000000 |
4 Mbps |
|||||||||||||||||||||||||||||||||
M8 |
0x80000000 |
8 Mbps |
|||||||||||||||||||||||||||||||||
Address offset: 0x554
Configuration register
Bit number | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Id | C | B | A | ||||||||||||||||||||||||||||||||
Reset 0x00000000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |||
Id | RW | Field | Value Id | Value | Description | ||||||||||||||||||||||||||||||
A | RW |
ORDER |
Bit order |
||||||||||||||||||||||||||||||||
MsbFirst |
0 |
Most significant bit shifted out first |
|||||||||||||||||||||||||||||||||
LsbFirst |
1 |
Least significant bit shifted out first |
|||||||||||||||||||||||||||||||||
B | RW |
CPHA |
Serial clock (SCK) phase |
||||||||||||||||||||||||||||||||
Leading |
0 |
Sample on leading edge of clock, shift serial data on trailing edge |
|||||||||||||||||||||||||||||||||
Trailing |
1 |
Sample on trailing edge of clock, shift serial data on leading edge |
|||||||||||||||||||||||||||||||||
C | RW |
CPOL |
Serial clock (SCK) polarity |
||||||||||||||||||||||||||||||||
ActiveHigh |
0 |
Active high |
|||||||||||||||||||||||||||||||||
ActiveLow |
1 |
Active low |
|||||||||||||||||||||||||||||||||
Symbol | Description | Min. | Typ. | Max. | Units | ||||
---|---|---|---|---|---|---|---|---|---|
fSPI |
Bit rates for SPI1 |
82 | Mbps | ||||||
ISPI,2Mbps |
Run current for SPI, 2 Mbps |
50 | µA | ||||||
ISPI,8Mbps |
Run current for SPI, 8 Mbps |
50 | µA | ||||||
ISPI,IDLE |
Idle current for SPI (STARTed, no CSN activity) |
<1 | µA | ||||||
tSPI,START,LP |
Time from writing TXD register to transmission started, low power mode |
tSPI,START,CL + tSTART_HFINT | µs | ||||||
tSPI,START,CL |
Time from writing TXD register to transmission started, constant latency mode |
1 | µs |
Symbol | Description | Min. | Typ. | Max. | Units | ||||
---|---|---|---|---|---|---|---|---|---|
tSPI,CSCK,8Mbps |
SCK period at 8Mbps |
125 | ns | ||||||
tSPI,CSCK,4Mbps |
SCK period at 4Mbps |
250 | ns | ||||||
tSPI,CSCK,2Mbps |
SCK period at 2Mbps |
500 | ns | ||||||
tSPI,RSCK,LD |
SCK rise time, low drivea |
tRF,25pF | |||||||
tSPI,RSCK,HD |
SCK rise time, high drivea |
tHRF,25pF | |||||||
tSPI,FSCK,LD |
SCK fall time, low drivea |
tRF,25pF | |||||||
tSPI,FSCK,HD |
SCK fall time, high drivea |
tHRF,25pF | |||||||
tSPI,WHSCK |
SCK high timea |
(0.5*tCSCK) – tRSCK | |||||||
tSPI,WLSCK |
SCK low timea |
(0.5*tCSCK) – tFSCK | |||||||
tSPI,SUMI |
MISO to CLK edge setup time |
19 | ns | ||||||
tSPI,HMI |
CLK edge to MISO hold time |
18 | ns | ||||||
tSPI,VMO |
CLK edge to MOSI valid |
59 | ns | ||||||
tSPI,HMO |
MOSI hold time after CLK edge |
20 | ns |