# nRF9160 Engineering A

Errata v1.5



### Contents

1	nRF9160 Engineering A Errata	3
2	Change log.	4
3	New and inherited anomalies.	5
	<ul> <li>3.1 [1] I2S: Excessive power consumption after using STOP task.</li> <li>3.2 [2] NVMC: CPU code execution from RAM halted during flash page erase operation.</li> <li>3.3 [4] GPIO: Bits in GPIO LATCH register are incorrectly set to 1.</li> <li>3.4 [6] POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset.</li> <li>3.5 [7] KMU: Subsequent accesses between info_mem and main_mem of the flash may not work</li> </ul>	6 . 7
	properly	9
	OFF mode	
	EVENTS_LFCLKSTARTED  3.17 [28] SAADC: Events are not generated when switching from scan mode to no-scan mode  3.18 [29] Debug and Trace: System reset does not work  3.19 [30] PWM: False SEQEND[0] and SEQEND[1] events are generated  3.20 [31] LFXO: LFXO startup fails  3.21 [32] Debug and Trace: Debug power-up request is not acknowledged  3.22 [33] DPPI: Non-secure code can detect secure events	15 16 16 17 17
	3.77 I33LDPPI: NOn-secure code can detect secure events	18



4418\_1241 v1.5 ii

### 1 nRF9160 Engineering A Errata

This Errata document contains anomalies for the nRF9160 chip, revision Engineering A (SICA-BAA).



### 2 Change log

See the following list for an overview of changes from previous versions of this document.

Version	Date	Change
nRF9160 Engineering A v1.5	03.03.2020	<ul> <li>Added: No. 32. "Debug power-up request is not acknowledged"</li> <li>Added: No. 33. "Non-secure code can detect secure events"</li> </ul>
nRF9160 Engineering A v1.4	15.11.2019	<ul> <li>Added: No. 28. "Events are not generated when switching from scan mode to no-scan mode"</li> <li>Added: No. 29. "System reset does not work"</li> <li>Added: No. 30. "False SEQEND[0] and SEQEND[1] events are generated"</li> <li>Added: No. 31. "LFXO startup fails"</li> </ul>
nRF9160 Engineering A v1.3	18.09.2019	<ul> <li>Added: No. 23. "TASKS_RESUME impacts UARTE"</li> <li>Added: No. 24. "CPU is not halted for page erase in debug session"</li> <li>Added: No. 26. "System locks up when set in System ON IDLE while waiting for EVENTS_LFCLKSTARTED"</li> </ul>
nRF9160 Engineering A v1.2	28.05.2019	<ul> <li>Updated: No. 14. "Supply regulators default to LDO mode after reset"</li> <li>Added: No. 20. "RAM content cannot be trusted upon waking up from System ON IDLE or System OFF mode"</li> <li>Added: No. 21. "Disabling instruction cache causes skip of next instruction"</li> </ul>
nRF9160 Engineering A v1.1	10.01.2019	Added: No. 17. "LTE modem stops when debugging through SWD interface"
nRF9160 Engineering A v1.0	12.12.2018	<ul> <li>Added: No. 1. "Excessive power consumption after using STOP task"</li> <li>Added: No. 2. "CPU code execution from RAM halted during flash page erase operation"</li> <li>Added: No. 4. "Bits in GPIO LATCH register are incorrectly set to 1"</li> <li>Added: No. 6. "SLEEPENTER and SLEEPEXIT events asserted after pin reset"</li> <li>Added: No. 7. "Subsequent accesses between info_mem and main_mem of the flash may not work properly"</li> <li>Added: No. 8. "Reduced SFDR"</li> <li>Added: No. 10. "MAGPIO and MIPI RFFE - high initial voltage"</li> <li>Added: No. 12. "SWD debugger scan"</li> <li>Added: No. 14. "LDO mode at startup"</li> <li>Added: No. 16. "SAADC result"</li> </ul>



### 3

### New and inherited anomalies

The following anomalies are present in revision Engineering A of the nRF9160 chip.

ID	Module	Description	New in Engineering A
1	I2S	Excessive power consumption after using STOP task	
2	NVMC	CPU code execution from RAM halted during flash page erase operation	
4	GPIO	Bits in GPIO LATCH register are incorrectly set to 1	Х
6	POWER	SLEEPENTER and SLEEPEXIT events asserted after pin reset	X
7	KMU Subsequent accesses between info_mem and main_me flash may not work properly		X
8	SAADC	Reduced SFDR	Х
10	LTE Modem MAGPIO and MIPI RFFE - high initial voltage		Х
12	Debug and Trace	SWD debugger scan	X
14	REGULATORS Supply regulators default to LDO mode after reset		Х
16	SAADC	AADC SAADC result	
17	Debug and Trace	LTE modem stops when debugging through SWD interface	
20	RAM	RAM content cannot be trusted upon waking up from System ON IDLE or System OFF mode	
21	NVMC	Disabling instruction cache causes skip of next instruction	Х
23	UART	TASKS_RESUME impacts UARTE	Х
24	NVMC	NVMC CPU is not halted for page erase in debug session	
26	CLOCK, LFXO	System locks up when set in System ON IDLE while waiting for EVENTS_LFCLKSTARTED	X
28	SAADC Events are not generated when switching from scan mode to no- scan mode		X
29	Debug and Trace	System reset does not work	X
30	PWM	False SEQEND[0] and SEQEND[1] events are generated	Х
31	LFXO	LFXO startup fails	Х
32	Debug and Trace Debug power-up request is not acknowledged		X



ID	Module	Description	New in Engineering A
33	DPPI	Non-secure code can detect secure events	X

Table 1: New and inherited anomalies

### 3.1 [1] I2S: Excessive power consumption after using STOP task

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Current consumption too high (~900 μA) after using the STOP task.

#### **Conditions**

I2S was running and was stopped by triggering the STOP task.

#### Consequences

Current consumption higher than specified.

#### Workaround

Apply the below code after the STOP task. For secure mode:

```
*((volatile uint32_t *)0x50028038) = 1;
*((volatile uint32_t *)0x5002803C) = 1;
```

#### For non-secure mode:

```
*((volatile uint32_t *)0x40028038) = 1;
*((volatile uint32_t *)0x4002803C) = 1;
```

## 3.2 [2] NVMC: CPU code execution from RAM halted during flash page erase operation

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

The CPU gets stalled when executing code from RAM.

#### **Conditions**

Executing code from RAM while the NVMC is performing flash erase operation.



#### Consequences

The CPU is halted for the time it takes the NVMC to perform the erase in flash. See the NVMC electrical specification for time details.

#### Workaround

None.

### 3.3 [4] GPIO: Bits in GPIO LATCH register are incorrectly set to 1

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

The GPIO.LATCH[n] register is unexpectedly set to 1 (Latched).

#### **Conditions**

Set GPIO.PIN\_CNF[n].SENSE at low level (3) at the same time as PIN\_CNF[n].INPUT is set to Connect (0).

#### Consequences

The GPIO.LATCH[n] register is set to 1 (Latched). This could have side effects, depending on how the chip is configured to use this LATCH register.

#### Workaround

Always configure PIN\_CNF[n].INPUT before PIN\_CNF[n].SENSE.

## 3.4 [6] POWER: SLEEPENTER and SLEEPEXIT events asserted after pin reset

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

NRF\_POWER->EVENT\_SLEEPENTER and NRF\_POWER->EVENT\_SLEEPEXIT are asserted.

#### **Conditions**

After device reset.

#### Consequences

NRF\_POWER->EVENT\_SLEEPENTER and NRF\_POWER->EVENT\_SLEEPEXIT registers are set to true after reset.



#### Workaround

After reset, NRF\_POWER->EVENT\_SLEEPENTER and NRF\_POWER->EVENT\_SLEEPEXIT must be cleared before enabling them as IRQ sources.

## 3.5 [7] KMU: Subsequent accesses between info\_mem and main mem of the flash may not work properly

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Expected CPU read operation to flash main memory area never happens.

#### **Conditions**

Two back to back consecutive CPU read operations to flash, where the first read is to the flash UICR info page, and the second read is to flash main memory area.

#### Consequences

The read operation results in undefined behavior.

#### Workaround

Add a data synchronization barrier (DSB) operation between the two consecutive CPU read operations, in cases where the first read is to the flash UICR info page, and the second to the flash main memory area.

```
uint32_t a = UICR_S->SOMEREGISTER;
__DSB();
uint32_t b = *((uint32_t *)SOMEFLASHADDR);
```

### 3.6 [8] SAADC: Reduced SFDR

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Reduced SFDR on SAADC.

#### **Conditions**

DC/DC refresh mode used.

#### Consequences

SFDR reduced to 60 dBc.



#### Workaround

Set registers as below before use of SAADC. For secure mode:

```
*((volatile uint32_t *)0x50004A38) = 1;
```

For non-secure mode:

```
*((volatile uint32_t *)0x40004A38) = 1;
```

**Note:** Consequence is 7-10 mA increased current consumption. The consequence of this item will be fixed on the production version of nRF9160-SICA.

## 3.7 [10] LTE Modem: MAGPIO and MIPI RFFE - high initial voltage

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

The 1.8 V GPIOs MAGPIO[0,1,2] and MIPI RFFE[SCLK, SDATA] have a higher voltage than specified for the first millisecond.

#### **Conditions**

Use of any of the 1.8 V GPIOs:

- MAGPIO[0,1,2]
- SCLK
- SDATA

#### Consequences

Voltage increase up to 2.2 V for 1 ms after reset.

#### Workaround

None.

Note: This item will be fixed on the production version of nRF9160-SICA.

### 3.8 [12] Debug and Trace: SWD debugger scan

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Some access ports lock up when reading IDR.



#### **Conditions**

Always.

#### Consequences

AP scan fails when encountering these locked APs.

#### Workaround

Use one of the following solutions:

- 1. Use Nordic Semiconductor programming tools.
- 2. If an AP read times out on an unknown AP, write 0x0000001F to DP->ABORT to stop the transfer and continue the session.

Note: This item will be fixed on the production version of nRF9160-SICA.

### 3.9 [14] REGULATORS: Supply regulators default to LDO mode after reset

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Leaving the regulators in LDO mode causes higher current consumption.

#### **Conditions**

Startup from reset.

#### Consequences

- 1. The device current consumption will be higher. Exactly how much higher depends on the difference in efficiency in DC/DC and LDO regulators at a given supply level and the current draw of the device.
- 2. The device is qualified using DC/DC converters. Qualifications and certificates created without DC/DC converters will hence be void.

#### Workaround

Application software needs to set the regulators into DC/DC mode before starting up the modem. Set registers at startup as described below. For secure mode:

```
*((volatile uint32_t *)0x50004A38) = 1;

NRF_REGULATORS_S->DCDCEN = REGULATORS_DCDCEN_Enabled <<
REGULATORS_DCDCEN_DCDCEN_Pos;
```

#### For non-secure mode:

```
*((volatile uint32_t *)0x40004A38) = 1;

NRF_REGULATORS_NS->DCDCEN = REGULATORS_DCDCEN_Enabled <<

REGULATORS_DCDCEN_DCDCEN_Pos;
```



Note: Workaround included as of MDK 8.21.0 and later releases.

### 3.10 [16] SAADC: SAADC result

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Wrong SAADC output.

#### **Conditions**

VDD\_GPIO higher than 2.1 V.

#### Consequences

Not able to read out correct value from SAADC output.

#### Workaround

Keep VDD\_GPIO at or below 2.1 V.

Note: This item will be fixed on the production version of nRF9160-SICA.

## 3.11 [17] Debug and Trace: LTE modem stops when debugging through SWD interface

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

LTE modem operation might fail during debugging.

**Note:** Using nRF Connect SDK, bsd\_recoverable\_error\_handler number 3 is triggered.

#### **Conditions**

Debugging the application through SWD interface.

#### Consequences

The LTE modem operation might stop.



#### Workaround

When debugging, register 0xC04 in the peripheral CLOCK/POWER must be set to the value 0x02 before the modem is initialized (bsd\_init()). When using nRF Connect SDK, we recommend adding the following code at the end of the function SystemInit () in file ...\zephyr\ext\hal\nordic\nrfx\mdk\system\_nrf9160.c.

```
#if defined(NRF_TRUSTZONE_NONSECURE)
   *(volatile uint32_t *)0x40005C04 = 0x02ul;
#endif
```

This workaround will increase overall power consumption and is not suitable for power measurement. When you want to disable this patch, remove the code and perform a pin reset or power cycle the device.

## 3.12 [20] RAM: RAM content cannot be trusted upon waking up from System ON IDLE or System OFF mode

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

RAM is not correctly retained.

#### **Conditions**

The system is in System ON IDLE or System OFF mode, and the RAM is configured to be entirely or partially retained.

#### Consequences

RAM is not correctly retained, and the content cannot be trusted.

#### Workaround

At boot, apply register settings as below. For secure mode:

```
*((volatile uint32_t *)0x5003AEE4) = 0xE;
```

For non-secure mode:

```
*((volatile uint32_t *)0x4003AEE4) = 0xE;
```

**Note:** This item will be fixed on the production version of nRF9160-SICA.

### 3.13 [21] NVMC: Disabling instruction cache causes skip of next instruction

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.



#### **Symptoms**

The CPU skips first instruction after instruction cache is disabled.

#### **Conditions**

The code executes instructions to disable the instruction cache.

#### Consequences

The program does not execute as expected.

#### Workaround

Use the following function to disable instruction cache:

```
_attribute_((aligned(ICACHE_LINE_SIZE)))

void icache_disable(void) {
    int key = DisableInterrupts();
    __ISB();
    NRF_NVMC->ICACHECNF = 0;
    __ISB();
    EnableInterrupts(key);
}
```

### 3.14 [23] UART: TASKS\_RESUME impacts UARTE

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Issuing TASKS\_RESUME results in bit(s) being set in the UARTE ERRORSRC register after it is enabled, even when not started.

#### **Conditions**

The internal state of a disabled UARTE changes when any of the tasks TASKS\_RESUME, TASKS\_STARTRX, and TASKS\_STARTTX is triggered. These tasks are shared by UARTE, TWIM, TWIS, and SPIM.

#### Consequences

UARTE will start transmitting immediately after being enabled.

#### Workaround

Depending on which UARTE instance is affected, apply the following steps before enabling UARTE.

- If TXENABLE reads '1', trigger TASKS\_STOPTX.
- If RXENABLE reads '1':
  - Enable UARTE.



- Trigger TASKS\_STOPRX.
- Wait until RXENABLE reads '0'.
- Clear ERRORSRC register.

The exact address depends on the UARTE instance. See the following table.

UARTE Instance	RXENABLE	TXENABLE
UARTEO:NS	0x40008564	0x40008568
UARTEO:S	0x50008564	0x50008568
UARTE1:NS	0x40009564	0x40009568
UARTE1:S	0x50009564	0x50009568
UARTE2:NS	0x4000A564	0x4000A568
UARTE2:S	0x5000A564	0x5000A568
UARTE3:NS	0x4000B564	0x4000B568
UARTE3:S	0x5000B564	0x5000B568

Table 2: Register addresses

## 3.15 [24] NVMC: CPU is not halted for page erase in debug session

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Application core crashes during a debug session.

#### **Conditions**

- Debugger is connected.
- Debug system power request is triggered.
- Application core software executes NVM page erase.
- Debugger single steps page erase code.

#### Consequences

Debug session is interrupted due to the CPU crash.

#### Workaround

Avoid doing single steps or setting breakpoints around the execution of the NVM page erase instruction.



# 3.16 [26] CLOCK, LFXO: System locks up when set in System ON IDLE while waiting for EVENTS LFCLKSTARTED

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

LFCLOCK is not precise after reset until LFXO is available.

#### **Conditions**

The LFXO is enabled and EVENTS\_LFCLKSTARTED not received yet.

#### Consequences

Imprecise LFCLOCK may lead to system lockup while waiting for the LFXO to become available.

#### Workaround

Do not enter System ON IDLE in the period between writing TASK\_LFCLKSTART= 1 and receiving EVENTS\_LFCLKSTARTED. The startup time for the LFXO is stated in the electrical parameter t<sub>START\_LFXO</sub> in 32.768 kHz high accuracy oscillator (LFXO) in nRF9160 Product Specification.

Note: The LTE modem requires LFXO as LFCLK source.

## 3.17 [28] SAADC: Events are not generated when switching from scan mode to no-scan mode

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

SAADC stops working.

#### **Conditions**

- Switching from multiple channels to a single channel when BURST is disabled and acquisition time is
   <10 us</li>
- Switching from multiple channels to a single channel when BURST is enabled

#### Consequences

SAADC internally locks up and does not generate the expected events.

#### Workaround

Execute the following code before changing the channel configuration.





· Secure mode:

```
NRF_SAADC_S->TASKS_STOP = 1;
```

• Non-secure mode:

```
NRF_SAADC_NS->TASKS_STOP = 1;
```

### 3.18 [29] Debug and Trace: System reset does not work

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Debugger is unable to trigger a system reset through AIRCR.SYSRESETREQ.

#### **Conditions**

The CPU is running non-secure code and has set the AIRCR.SYSRESETREQ bit

#### Consequences

Reset request is ignored.

#### Workaround

Complete the following steps:

- 1. Halt the CPU through a connected debugger.
- **2.** Force the processor into secure mode by setting DSCSR.SDS (see Register Specification in Arm®v8-M Architecture Reference Manual):

```
SCB_DSCSR = (SCB_DSCSR & ~(1 << 17)) | 1 << 16;
```

This sets bit 17 (CDSKEY) to 0 to allow writes to CDS and bit 16 (CDS) to 1 to force secure execution.

**3.** Reset CPU through AIRCR.SYSRESETREQ (see Register Specification in Arm®v8-M Architecture Reference Manual).

The system resets.

## 3.19 [30] PWM: False SEQEND[0] and SEQEND[1] events are generated

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

False SEQEND[0] and SEQEND[1] events are being generated.



#### **Conditions**

Any of the LOOPSDONE\_SEQSTARTn shortcuts are enabled. LOOP register is nonzero and SEQ[1].CNT is set to 1.

#### Consequences

SEQEND[0] and SEQEND[1] events might falsely trigger other tasks if they are routed through the PPI.

#### Workaround

Avoid using the LOOPSDONE\_SEQSTARTn shortcuts when the LOOP register is nonzero and SEQ[1].CNT is set to 1.

### 3.20 [31] LFXO: LFXO startup fails

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

LFXO does not start up.

#### **Conditions**

LFXO is set up in a wrong mode and unable to start up in all conditions.

#### Consequences

LTE modem does not work.

#### Workaround

Apply the following code after any reset:

```
*((volatile uint32_t *)0x5000470Cul) = 0x0;
*((volatile uint32_t *)0x50004710ul) = 0x1;
```

This workaround is implemented in MDK version 8.29.0.

## 3.21 [32] Debug and Trace: Debug power-up request is not acknowledged

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

In the CTRL/STAT register of the debug port (see ARM CoreSight SoC-400 Technical Reference Manual, revision r3p2):

- CDBGPWRUPREQ powers up the system but does not assert CDBGPWRUPACK.
- CSYSPWRUPREQ does not trigger any power requests but asserts CDBGPWRUPACK and CSYSPWRUPACK.



#### **Conditions**

Always when starting a debug session.

#### Consequences

If the debug probe writes the debug port CTRL/STAT.DBGPWRUPREQ and waits on CTRL/STAT.DBGPWRUPACK, it does not finish.

#### Workaround

When enabling debug domain power, write CTRL/STAT.DBGPWRUPREQ and CTRL/STAT.SYSPWRUPREQ.

### 3.22 [33] DPPI: Non-secure code can detect secure events

This anomaly applies to IC Rev. Engineering A, build codes SICA-BAA.

#### **Symptoms**

Non-secure code is able to detect that a secure event has been published to a secure DPPI channel.

#### **Conditions**

In a non-secure DPPI channel group, SUBSCRIBE\_CHG[n].EN or SUBSCRIBE\_CHG[n].DIS is setup to be connected to a secure DPPI channel.

#### Consequences

Non-secure code can detect that a secure event has been published to a secure DPPI channel. The non-secure code cannot detect which event has been published.

#### Workaround

Perform one of the following:

- Avoid using DPPI in secure mode.
- Configure all channel groups (CHG[n]) to include at least one DPPI channel that is configured as secure. This makes the channel groups secure and blocks them from being used on the non-secure side.

**Note:** The non-secure domain can still use the DPPI tasks and events system, but it does not have any available channel groups.

