### nRF5340 Engineering A

Errata v1.2



### Contents

| 1 | nRF5340 Engineering A Errata   | 5   |
|---|--|-----|
| 2 | Change log   | . 6 |
| 3 | New and inherited anomalies.   | 11  |
|   | 3.1 [1] REGULATORS: VREGH short circuit protection is not functional                               | 14  |
|   | unresponsive   | 15  |
|   | 3.3 [3] SAADC: VDDHDIV5 is not functional  | 15  |
|   | 3.4 [4] CLOCK: Changing application core frequency register HFCLKCTRL requires additional register |     |
|   | initialization   | 16  |
|   | 3.5 [5] TAD: Trace is not functional when application core is running at 128 MHz                   | 17  |
|   | 3.6 [6] NVMC: Disabling instruction cache causes skip of next instruction                          | 17  |
|   | 3.7 [7] USBD: USBD is not functional   | 18  |
|   | 3.8 [8] WDT: WDT1 is not functional  | 18  |
|   | 3.9 [9] TAD: TPIU is missing from ROM table  | 19  |
|   | 3.10 [10] CCM: Reading CNFPTR, INPTR, OUTPTR, and SCRATCHPTR pointers returns incorrect            |     |
|   | address  | 21  |
|   | 3.11 [11] ACL: Reading ACL[n].ADDR returns incorrect address                                       | 21  |
|   | 3.12 [12] QSPI: SCKFREQ is not functional at 96 MHz  | 22  |
|   | 3.13 [13] GPIO: Bits in LATCH register are incorrectly set to 1                                    | 22  |
|   | 3.14 [14] TIMER: CC[6] and CC[7] are not functional  | 23  |
|   | 3.15 [15] UARTE: Odd parity setting is not functional  | 23  |
|   | 3.16 [16] RADIO: POWER register is not functional  | 24  |
|   | 3.17 [18] I2S: 32-bit sample widths and 8-bit sample in a 16-bit half-frame are not functional.    | 24  |
|   | 3.18 [19] SPU: Flash memory space is divided into 32 regions of 32 KiB                             | 25  |
|   | 3.19 [20] RIC: IASKS_CAPIURE[n], SUBSCRIBE_CAPIURE[n], and SHORIS registers are not                |     |
|   |  | 25  |
|   | 3.20 [21] I WIM: 1000 kbps baud rate is not functional.  | 26  |
|   | 3.21 [22] SPU: CPULOCK register is not functional  | 26  |
|   | 3.22 [23] SAADC: Events are not generated when switching from scan mode to no-scan mode with       | 77  |
|   | 2.22 [26] CTPL ADV ADDROTECT DISABLE and SECUREADDROTECT DISABLE registers are not                 | 27  |
|   | 5.25 [20] CIRL-AF. APPROTECT.DISABLE and SECOREAPPROTECT.DISABLE registers are not                 | 77  |
|   | 3.24 [27] CTRL-AP: STATUS register is not functional   | 27  |
|   | 3.25 [28] TIMER: INTEN register is not functional  | 20  |
|   | 3.26 [29] SWI: SWIRO is not functional   | 20  |
|   | 3.27 [30] RESET: I CTRI AP field in RESETREAS register is not functional                           | 29  |
|   | 3.28 [31] TAD: Multidrop serial wire debug is not functional                                       | 30  |
|   | 3.29 [32] GPIO: GPIO pins assigned to network core do not retain their state in System OFF mode    | 30  |
|   | 3.30 [33] CLOCK: LFRC frequency starts drifting even if calibration task is triggered              | 31  |
|   | 3.31 [34] CTRL-AP: Erase all is not functional with APPROTECT enabled                              | 31  |
|   | 3.32 [36] I2S: Excessive power consumption after using I2S STOP task                               | 32  |
|   | 3.33 [37] TWIM: First clock pulse after clock stretching may be too long or too short              | 32  |
|   | 3.34 [42] CLOCK: Reset value of HFCLKCTRL is invalid   | 33  |
|   | 3.35 [43] QSPI: Reading QSPI registers after XIP might halt application CPU                        | 34  |
|   | 3.36 [44] UARTE: TASKS_RESUME impacts UARTE  | 34  |
|   | 3.37 [45] SPIM: Receive is not functional at 32 Mbps   | 35  |
|   | 3.38 [46] CLOCK: LFRC has higher current consumption   | 36  |
|   | 3.39 [47] TWIM: I2C timing spec is violated at 400 kHz   | 36  |



| 3.40 [49] POWER: SLEEPENTER and SLEEPEXIT events are asserted after pin reset                   | 37 |
|---|----|
| incorrect   | 38 |
| 3.42 [51] SPU: Accessing FICR, UICR, CACHEINEO, or CACHEDATA from non-secure state gives bus    |    |
|   | 38 |
| 3 43 [52] VMC· RAM block is not writable immediately on nower-un                                | 30 |
| 3.44 [53] REGULATORS: Current consumption in normal voltage mode is higher in System ON idle    | 30 |
| 3.45 [54] REGULATORS: Current consumption in normal voltage mode is higher in System ON idle    | 55 |
| and System OFE  | 10 |
| 2 AG [EE] DESET: Dits in DESETDEAS are set when they should not be                              | 40 |
| 3.40 [55] RESET. BILS III RESETREAS die Set WHEIT LIEV SHOULD HOL DE                            | 40 |
| 3.47 [57] I2S: EVENTS_FRAMESTART and POBLISH_FRAMESTART registers are not functional.           | 41 |
|   | 41 |
|   | 42 |
| 3.50 [62] UICR: HEXOCNT register is not functional  | 42 |
| 3.51 [64] REGULAIORS: VREGMAIN has invalid configuration when CPU is running                    | 43 |
| 3.52 [65] SAADC: Events are not generated when switching from scan mode to no-scan mode with    |    |
| BURST disabled  | 43 |
| 3.53 [66] GPIO: P1.PIN_CNF[2-3], P0.PIN_CNF[8-18] DRIVE cannot be set in some configurations .  | 44 |
| 3.54 [67] DEVICE: ESD HBM is less than 2 kV   | 45 |
| 3.55 [69] REGULATORS: VREGMAIN configuration is not retained in System OFF                      | 45 |
| 3.56 [70] NFCT: Event FIELDDETECTED may be generated too early                                  | 46 |
| 3.57 [71] NFCT: Frame delay timing is too short after SLP_REQ                                   | 46 |
| 3.58 [72] REGULATORS: Current consumption in high voltage mode is higher in System ON idle and  |    |
| System OFF  | 47 |
| 3.59 [73] TIMER: ONESHOTEN[n] registers are located at an incorrect address offset              | 47 |
| 3.60 [74] TIMER: COMPARE[i] STOP is located at an incorrect bit number in the SHORTS register   | 48 |
| 3.61 [75] PWM: False SEQEND[0] and SEQEND[1] events are generated                               | 48 |
| 3.62 [76] DPPI: Non-secure code can detect secure events  | 49 |
| 3.63 [77] TAD: Debug power-up request is not acknowledged                                       | 49 |
| 3 64 [79] ODEC: ODEC1 is not functional   | 50 |
| 3 65 [80] PWM: PWM3 is not functional   | 50 |
| 3 66 [81] SPIM: SPIM2 and SPIM3 are not functional  | 51 |
| 3.67 [82] TW/IM: TW/IM2 and TW/IM3 are not functional   | 51 |
| 3.68 [83] SDIS SDIS and SDIS are not functional   | 52 |
| 2.60 [84] LIAPTE: LIAPTE2 and LIAPTE2 are not functional  | 52 |
| 2.70 [85] NV/MC: Deading or eventting from flack memory can load to errors when scaling         | 52 |
| 5.70 [85] INVICE Reading of executing from hash memory can lead to errors when scaling          | ГЭ |
|   | 53 |
|   | 53 |
| 3.72 [87] RADIO: RSSI parameter adjustment  | 54 |
| 3.73 [90] GPIO: PIN_CNF[n] MCUSEL is reset by application core soft reset                       | 54 |
| 3.74 [91] RADIO: Ramp-up is slower than specified   | 55 |
| 3.75 [93] NVMC: Writing to flash requires high voltage on VREGRADIO                             | 55 |
| 3.76 [95] REGULATORS: VREGRADIO DC/DC can malfunction   | 56 |
| 3.77 [97] UICR: ERASEPROTECT or APPROTECT is occasionally enabled or device startup may fail    | 56 |
| 3.78 [103] CPU: Network core executing code from application core flash causes bus fault        | 57 |
| 3.79 [105] SPIM, SPIS, TWIM, TWIS, UARTE: Peripheral has higher than expected current           |    |
| consumption   | 58 |
| 3.80 [106] SPIM: SPIM4 is not functional with GPIO.PIN_CNF[n].MCUSEL configured as Peripheral . | 58 |
| 3.81 [109] GPIOTE: LATENCY register is not functional   | 59 |
| 3.82 [110] QSPI: QSPI is not functional with GPIO.PIN_CNF[n].MCUSEL configured as Peripheral .  | 59 |
| 3.83 [113] RADIO: Reading DTX in MODECNFO gives incorrect value                                 | 60 |
| 3.84 [114] CPU: Accessing application core flash causes processor to become unresponsive        | 60 |
| 3.85 [115] CRYPTOCELL, USBD: Peripheral cannot do DMA transfers from flash when application     |    |
| core processor is sleeping  | 61 |



3.86 [116] RADIO: Device spurious emission during transmit is higher than expected . . . . . . 61



### 1 nRF5340 Engineering A Errata

This Errata document contains anomalies for the nRF5340 chip, revision Engineering A (QKAA-AB0).



### 2 Change log

See the following list for an overview of changes from previous versions of this document.



| Version                          | Date       | Change   |
|----------------------------------|------------|--|
| nRF5340<br>Engineering A<br>v1.2 | 28.05.2020 | <ul> <li>Updated: No. 42. "Reset value of HFCLKCTRL is invalid"</li> <li>Updated: No. 53. "Current consumption in normal voltage mode is higher in System ON idle"</li> <li>Added: No. 1. "VREGH short circuit protection is not functional"</li> <li>Added: No. 2. "Accessing external QSPI memory without configuring QSPI makes application core unresponsive"</li> <li>Added: No. 34. "Frase all is not functional with APPROTECT enabled"</li> <li>Added: No. 36. "Excessive power consumption after using I2S STOP task"</li> <li>Added: No. 52. "RAM block is not writable immediately on power-up"</li> <li>Added: No. 66. "P1.PIN_CNF[2-3], P0.PIN_CNF[8-18] DRIVE cannot be set in some configurations"</li> <li>Added: No. 67. "ESD HBM is less than 2 kV"</li> <li>Added: No. 70. "Event FIELDDETECTED may be generated too early"</li> <li>Added: No. 75. "False SEQEND[0] and SEQEND[1] events are generated"</li> <li>Added: No. 76. "Non-secure code can detect secure events"</li> <li>Added: No. 76. "Non-secure code can detect secure events"</li> <li>Added: No. 86. "EVENTS_DONE is not functional"</li> <li>Added: No. 86. "EVENTS_DONE is not functional"</li> <li>Added: No. 86. "EVENTS_DONE is not functional"</li> <li>Added: No. 90. "PIN_CNF[n] MCUSEL is reset by application core soft reset"</li> <li>Added: No. 93. "Writing to flash requires high voltage on VKEGRADIO"</li> <li>Added: No. 93. "Writing to flash requires high voltage on VKEGRADIO"</li> <li>Added: No. 95. "VREGRADIO DC/DC can malfunction"</li> <li>Added: No. 95. "VREGRADIO DC/DC can application core flash causes bus fault"</li> <li>Added: No. 105. "Peripheral has higher than expected current consumption"</li> <li>Added: No. 106. "SPIM4 is not functional with GPIO.PIN_CNF[1].MCUSEL configured as Peripheral"</li> <li>Added: No. 106. "SPIM4 is not functional with GPIO.PIN_CNF[1].MCUSEL configured as Peripheral"</li> <li>Added: No. 106. "SPIM4 is not functional with GPIO.PIN_CNF[1].MCUSEL configured as Peripheral"</li> <li>Added: No. 106. "SPIM4 is not functional with GPIO.PIN_CNF[1].MC</li></ul> |



| Version                          | Date       | Change  |
|----------------------------------|------------|---|
| nRF5340<br>Engineering A<br>v1.1 | 09.12.2019 | <ul> <li>Updated: No. 42. "Reset value of HFCLKCTRL is invalid"</li> <li>Updated: No. 59. "QDEC is not functional"</li> <li>Added: No. 43. "Reading QSPI registers after XIP might halt application CPU"</li> <li>Added: No. 62. "HFXOCNT register is not functional"</li> <li>Added: No. 64. "VREGMAIN has invalid configuration when CPU is running"</li> <li>Added: No. 73. "ONESHOTEN[n] registers are located at an incorrect address offset"</li> <li>Added: No. 74. "COMPARE[i]_STOP is located at an incorrect bit number in the SHORTS register"</li> <li>Added: No. 80. "PWM3 is not functional"</li> <li>Added: No. 81. "SPIM2 and SPIM3 are not functional"</li> <li>Added: No. 82. "TWIM2 and TWIM3 are not functional"</li> <li>Added: No. 83. "SPIS2 and SPIS3 are not functional"</li> <li>Added: No. 84. "UARTE2 and UARTE3 are not functional"</li> </ul> |



| Version                                     | Date | Change   |  |
|---|------|--|--|
| Version<br>nRF5340<br>Engineering A<br>v1.0 | Date | <ul> <li>Change</li> <li>Added: No. 3. "VDDHDIV5 is not functional"</li> <li>Added: No. 4. "Changing application core frequency register<br/>HFCLKCTRL requires additional register initialization"</li> <li>Added: No. 5. "Trace is not functional when application core is<br/>running at 128 MHz"</li> <li>Added: No. 6. "Disabling instruction cache causes skip of next<br/>instruction"</li> <li>Added: No. 7. "USBD is not functional"</li> <li>Added: No. 8. "WDT1 is not functional"</li> <li>Added: No. 9. "TPIU is missing from ROM table"</li> <li>Added: No. 10. "Reading CNFPTR, INPTR, OUTPTR, and SCRATCHPTR<br/>pointers returns incorrect address"</li> <li>Added: No. 11. "Reading ACL[n].ADDR returns incorrect address"</li> <li>Added: No. 12. "SCKFREQ is not functional at 96 MHz"</li> <li>Added: No. 13. "Bits in LATCH register are incorrectly set to 1"</li> <li>Added: No. 15. "Odd parity setting is not functional"</li> <li>Added: No. 16. "POWER register is not functional"</li> <li>Added: No. 18. "32-bit sample widths and 8-bit sample in a 16-bit<br/>half-frame are not functional"</li> <li>Added: No. 19. "Flash memory space is divided into 32 regions of 32<br/>KiB"</li> <li>Added: No. 20. "TASKS_CAPTURE[n], SUBSCRIBE_CAPTURE[n], and<br/>SHORTS registers are not functional"</li> <li>Added: No. 21. "1000 kbps baud rate is not functional"</li> <li>Added: No. 23. "Events are not generated when switching from scan<br/>mode to no-scan mode with BURST enabled"</li> <li>Added: No. 24. "CPULOCK register is not functional"</li> <li>Added: No. 27. "STATUS register is not functional"</li> <li>Added: No. 28. "INTEN register is not functional"</li> <li>Added: No. 28. "INTEN register is not functional"</li> <li>Added: No. 29. "STATUS register is not functional"</li> <li>Added: No. 29. "SWIRQ is not functional"</li> <li>Added: No. 29. "SWIRQ is not functional"</li> <li>Added: No. 29. "SWIRQ is not functional"</li> </ul> |  |
|   |      | <ul> <li>Added: No. 18. "32-bit sample widths and 8-bit sample in a 16-bit half-frame are not functional"</li> <li>Added: No. 19. "Flash memory space is divided into 32 regions of 32 KiB"</li> <li>Added: No. 20. "TASKS_CAPTURE[n], SUBSCRIBE_CAPTURE[n], and SHORTS registers are not functional"</li> <li>Added: No. 21. "1000 kbps baud rate is not functional"</li> <li>Added: No. 22. "CPULOCK register is not functional"</li> <li>Added: No. 23. "Events are not generated when switching from scan mode to no-scan mode with BURST enabled"</li> </ul>  |  |
|   |      | <ul> <li>Added: No. 26. "APPROTECT.DISABLE and SECUREAPPROTECT.DISABLE registers are not functional"</li> <li>Added: No. 27. "STATUS register is not functional"</li> <li>Added: No. 28. "INTEN register is not functional"</li> <li>Added: No. 29. "SWIRQ is not functional"</li> <li>Added: No. 30. "LCTRLAP field in RESETREAS register is not functional"</li> </ul>   |  |
|   |      | <ul> <li>Added: No. 32. "GPIO pins assigned to network core do not retain their state in System OFF mode"</li> <li>Added: No. 33. "LFRC frequency starts drifting even if calibration task is triggered"</li> <li>Added: No. 37. "First clock pulse after clock stretching may be too long or too short"</li> <li>Added: No. 42. "Reset value of HFCLKCTRL is invalid"</li> <li>Added: No. 44. "TASKS_RESUME impacts UARTE"</li> <li>Added: No. 45. "Receive is not functional at 32 Mbps"</li> <li>Added: No. 46. "LFRC has higher current consumption"</li> <li>Added: No. 47. "I2C timing spec is violated at 400 kHz"</li> <li>Added: No. 49. "SLEEPENTER and SLEEPEXIT events are asserted after pin reset"</li> </ul>  |  |



| Version | Date | Change   |
|---------|------|--|
|         |      | <ul> <li>Added: No. 50. "Arm TrustZone region numbers for FICR, UICR,<br/>CACHEINFO, and CACHEDATA are incorrect"</li> </ul>       |
|         |      | • Added: No. 51. "Accessing FICR, UICR, CACHEINFO, or CACHEDATA from non-secure state gives bus error"                             |
|         |      | • Added: No. 53. "Current consumption in normal voltage mode is higher in System ON idle"  |
|         |      | • Added: No. 54. "Current consumption in normal voltage mode is higher in System ON idle and System OFF"                           |
|         |      | • Added: No. 55. "Bits in RESETREAS are set when they should not be"   |
|         |      | • Added: No. 57. "EVENTS_FRAMESTART and PUBLISH_FRAMESTART registers are not functional"   |
|         |      | <ul> <li>Added: No. 58. "BYPASS in CONFIG.CLKCONFIG is not functional"</li> <li>Added: No. 59. "QDEC is not functional"</li> </ul> |
|         |      | • Added: No. 65. "Events are not generated when switching from scan mode to no-scan mode with BURST disabled"                      |
|         |      | <ul> <li>Added: No. 69. "VREGMAIN configuration is not retained in System<br/>OFF"</li> </ul>                                      |
|         |      | • Added: No. 72. "Current consumption in high voltage mode is higher in System ON idle and System OFF"                             |



### 3 New and inherited anomalies

The following anomalies are present in revision Engineering A of the nRF5340 chip.

| ID | Domain                  | Module     | Description  | New in<br>Engineering<br>A |
|----|-------------------------|------------|--|----------------------------|
| 1  | Application             | REGULATORS | VREGH short circuit protection is not functional   | х                          |
| 2  | Application             | TAD        | Accessing external QSPI memory without configuring QSPI makes application core unresponsive        | х                          |
| 3  | Application             | SAADC      | VDDHDIV5 is not functional   | Х                          |
| 4  | Application             | CLOCK      | Changing application core frequency register HFCLKCTRL requires additional register initialization | Х                          |
| 5  | Application             | TAD        | Trace is not functional when application core is running at 128 MHz                                | Х                          |
| 6  | Network                 | NVMC       | Disabling instruction cache causes skip of next instruction  | Х                          |
| 7  | Application             | USBD       | USBD is not functional   | Х                          |
| 8  | Application             | WDT        | WDT1 is not functional   | Х                          |
| 9  | Application             | TAD        | TPIU is missing from ROM table   | Х                          |
| 10 | Network                 | ССМ        | Reading CNFPTR, INPTR, OUTPTR, and SCRATCHPTR pointers returns incorrect address                   | х                          |
| 11 | Network                 | ACL        | Reading ACL[n].ADDR returns incorrect address  | Х                          |
| 12 | Application             | QSPI       | SCKFREQ is not functional at 96 MHz  | Х                          |
| 13 | Application,<br>Network | GPIO       | Bits in LATCH register are incorrectly set to 1  | х                          |
| 14 | Network                 | TIMER      | CC[6] and CC[7] are not functional   | Х                          |
| 15 | Application,<br>Network | UARTE      | Odd parity setting is not functional   | х                          |
| 16 | Network                 | RADIO      | POWER register is not functional   | Х                          |
| 18 | Application             | 125        | 32-bit sample widths and 8-bit sample in a 16-bit half-<br>frame are not functional                | Х                          |
| 19 | Application             | SPU        | Flash memory space is divided into 32 regions of 32 KiB  | Х                          |
| 20 | Application,<br>Network | RTC        | TASKS_CAPTURE[n], SUBSCRIBE_CAPTURE[n], and SHORTS registers are not functional                    | Х                          |
| 21 | Application,<br>Network | TWIM       | 1000 kbps baud rate is not functional  |                            |
| 22 | Application             | SPU        | CPULOCK register is not functional   | Х                          |
| 23 | Application             | SAADC      | Events are not generated when switching from scan<br>mode to no-scan mode with BURST enabled       |                            |



| ID | Domain                  | Module     | Description  | New in<br>Engineering<br>A |
|----|-------------------------|------------|--|----------------------------|
| 26 | Application,<br>Network | CTRL-AP    | APPROTECT.DISABLE and SECUREAPPROTECT.DISABLE registers are not functional               | х                          |
| 27 | Application,<br>Network | CTRL-AP    | STATUS register is not functional  | х                          |
| 28 | Application,<br>Network | TIMER      | INTEN register is not functional   | х                          |
| 29 | Network                 | SWI        | SWIRQ is not functional  | Х                          |
| 30 | Network                 | RESET      | LCTRLAP field in RESETREAS register is not functional                                    | Х                          |
| 31 |                         | TAD        | Multidrop serial wire debug is not functional  | Х                          |
| 32 | Network                 | GPIO       | GPIO pins assigned to network core do not retain their state in System OFF mode          | х                          |
| 33 | Application             | CLOCK      | LFRC frequency starts drifting even if calibration task is triggered                     | х                          |
| 34 | Network                 | CTRL-AP    | Erase all is not functional with APPROTECT enabled                                       | Х                          |
| 36 | Application             | 125        | Excessive power consumption after using I2S STOP task                                    | Х                          |
| 37 | Application,<br>Network | TWIM       | First clock pulse after clock stretching may be too long or too short                    | х                          |
| 42 | Application             | CLOCK      | Reset value of HFCLKCTRL is invalid  | Х                          |
| 43 | Application             | QSPI       | Reading QSPI registers after XIP might halt application CPU                              | х                          |
| 44 | Application,<br>Network | UARTE      | TASKS_RESUME impacts UARTE   | Х                          |
| 45 | Application             | SPIM       | Receive is not functional at 32 Mbps   | Х                          |
| 46 | Application             | CLOCK      | LFRC has higher current consumption  | Х                          |
| 47 | Application,<br>Network | TWIM       | I2C timing spec is violated at 400 kHz   | х                          |
| 49 | Application,<br>Network | POWER      | SLEEPENTER and SLEEPEXIT events are asserted after pin reset                             | Х                          |
| 50 | Application             | SPU        | Arm TrustZone region numbers for FICR, UICR, CACHEINFO, and CACHEDATA are incorrect      | Х                          |
| 51 | Application             | SPU        | Accessing FICR, UICR, CACHEINFO, or CACHEDATA from non-secure state gives bus error      |                            |
| 52 | Application,<br>Network | VMC        | RAM block is not writable immediately on power-up  | х                          |
| 53 | Application             | REGULATORS | ORSCurrent consumption in normal voltage mode is higher in<br>System ON idle             |                            |
| 54 | Network                 | REGULATORS | Current consumption in normal voltage mode is higher in<br>System ON idle and System OFF |                            |



| ID | Domain                  | Module     | Description  | New in<br>Engineering<br>A |
|----|-------------------------|------------|--|----------------------------|
| 55 | Application,<br>Network | RESET      | Bits in RESETREAS are set when they should not be  | х                          |
| 57 | Application             | 125        | EVENTS_FRAMESTART and PUBLISH_FRAMESTART registers are not functional                      | Х                          |
| 58 | Application             | 125        | BYPASS in CONFIG.CLKCONFIG is not functional   | х                          |
| 59 | Application             | QDEC       | QDEC0 is not functional  | Х                          |
| 62 | Application,<br>Network | UICR       | HFXOCNT register is not functional   | Х                          |
| 64 | Application             | REGULATORS | VREGMAIN has invalid configuration when CPU is running                                     | Х                          |
| 65 | Application             | SAADC      | Events are not generated when switching from scan mode to no-scan mode with BURST disabled | Х                          |
| 66 | Application             | GPIO       | P1.PIN_CNF[2-3], P0.PIN_CNF[8-18] DRIVE cannot be set in some configurations               | х                          |
| 67 |                         | DEVICE     | ESD HBM is less than 2 kV  | Х                          |
| 69 | Application             | REGULATORS | VREGMAIN configuration is not retained in System OFF                                       | Х                          |
| 70 | Application             | NFCT       | Event FIELDDETECTED may be generated too early   | Х                          |
| 71 | Application             | NFCT       | Frame delay timing is too short after SLP_REQ  | Х                          |
| 72 | Application             | REGULATORS | Current consumption in high voltage mode is higher in System ON idle and System OFF        | х                          |
| 73 | Application,<br>Network | TIMER      | ONESHOTEN[n] registers are located at an incorrect address offset                          |                            |
| 74 | Application,<br>Network | TIMER      | COMPARE[i]_STOP is located at an incorrect bit number in the SHORTS register               |                            |
| 75 | Application             | PWM        | False SEQEND[0] and SEQEND[1] events are generated   | Х                          |
| 76 | Application             | DPPI       | Non-secure code can detect secure events   | Х                          |
| 77 |                         | TAD        | Debug power-up request is not acknowledged   | Х                          |
| 79 | Application             | QDEC       | QDEC1 is not functional  | Х                          |
| 80 | Application             | PWM        | PWM3 is not functional   | Х                          |
| 81 | Application             | SPIM       | SPIM2 and SPIM3 are not functional   |                            |
| 82 | Application             | TWIM       | TWIM2 and TWIM3 are not functional   | х                          |
| 83 | Application             | SPIS       | SPIS2 and SPIS3 are not functional   | х                          |
| 84 | Application             | UARTE      | UARTE2 and UARTE3 are not functional   |                            |
| 85 | Application             | NVMC       | Reading or executing from flash memory can lead to errors when scaling frequency           |                            |
| 86 | Application,<br>Network | CLOCK      | EVENTS_DONE is not functional  |                            |



| ID  | Domain                  | Module                                 | Description  | New in<br>Engineering<br>A |
|-----|-------------------------|--|--|----------------------------|
| 87  | Network                 | RADIO                                  | RSSI parameter adjustment  | Х                          |
| 90  | Application             | GPIO                                   | PIN_CNF[n] MCUSEL is reset by application core soft reset                                      | х                          |
| 91  | Network                 | RADIO                                  | Ramp-up is slower than specified   | Х                          |
| 93  | Network                 | NVMC                                   | Writing to flash requires high voltage on VREGRADIO  | Х                          |
| 95  | Network                 | REGULATORS                             | VREGRADIO DC/DC can malfunction  | Х                          |
| 97  | Application,<br>Network | UICR                                   | ERASEPROTECT or APPROTECT is occasionally enabled or device startup may fail                   | Х                          |
| 103 | Network                 | CPU                                    | Network core executing code from application core flash causes bus fault                       | х                          |
| 105 | Application             | SPIM, SPIS,<br>TWIM,<br>TWIS,<br>UARTE | Peripheral has higher than expected current consumption  | х                          |
| 106 | Application             | SPIM                                   | SPIM4 is not functional with GPIO.PIN_CNF[n].MCUSEL configured as Peripheral                   |                            |
| 109 | Application             | GPIOTE                                 | LATENCY register is not functional   | Х                          |
| 110 | Application             | QSPI                                   | QSPI is not functional with GPIO.PIN_CNF[n].MCUSEL configured as Peripheral                    |                            |
| 113 | Network                 | RADIO                                  | Reading DTX in MODECNF0 gives incorrect value  | Х                          |
| 114 | Network                 | CPU                                    | Accessing application core flash causes processor to become unresponsive                       | Х                          |
| 115 | Application             | CRYPTOCELL,<br>USBD                    | ELL, Peripheral cannot do DMA transfers from flash when application core processor is sleeping |                            |
| 116 | Network                 | RADIO                                  | Device spurious emission during transmit is higher than expected                               |                            |

Table 1: New and inherited anomalies

## 3.1 [1] REGULATORS: VREGH short circuit protection is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application



#### Conditions

Device operates in high voltage mode, DC/DC mode is enabled in VREGH, and external circuitry supply is enabled. VDD output voltage is programmed to 2.7 V or lower using UICR.VREGHVOUT. VDD is short-circuited.

#### Consequences

Excessive current consumption.

#### Workaround

Perform one of the following workarounds.

- Program VDD output voltage to 3 V or higher using UICR.VREGHVOUT.
- Disable DC/DC mode in VREGH regulator.

## 3.2 [2] TAD: Accessing external QSPI memory without configuring QSPI makes application core unresponsive

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application

#### Symptoms

The application core including AHB-AP is unresponsive to subsequent accesses.

#### Conditions

Reading external QSPI memory without configuring QSPI peripheral.

#### Consequences

The application core including AHB-AP stops responding until a pin reset or power-on reset is applied.

#### Workaround

None.

### 3.3 [3] SAADC: VDDHDIV5 is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

VDDHDIV5 setting on CH[x].PSELP and CH[x].PSELN is not functional.

#### Conditions

Always.

#### Consequences

VDDHDIV5 setting on CH[x].PSELP and CH[x].PSELN is not functional.

#### Workaround

None.

# 3.4 [4] CLOCK: Changing application core frequency register HFCLKCTRL requires additional register initialization

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

RAM content is corrupted.

#### Conditions

Switching application core between 64 MHz and 128 MHz.

#### Consequences

RAM content is corrupted.

#### Workaround

When changing HFCLKCTRL from 64 MHz to 128 MHz:

- 1. Complete all memory transactions.
- 2. Execute the following commands:

```
*(volatile uint32_t *)0x5084450C= 0x4040;
*(volatile uint32_t *)0x50026548 = 0x40;
*(volatile uint32_t *)0x50081EE4 = 0x4D;
NRF_CLOCK_S.HFCLKCTRL = 0;
```

When changing HFCLKCTRL from 128 MHz to 64 MHz:

1. Complete all memory transactions.



#### **2.** Execute the following commands:

```
NRF_CLOCK_S.HFCLKCTRL = 1;
*(volatile uint32_t *)0x5084450C= 0x0;
*(volatile uint32_t *)0x50026548 = 0x0;
*(volatile uint32_t *)0x50081EE4 = 0x0D;
```

## 3.5 [5] TAD: Trace is not functional when application core is running at 128 MHz

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Trace packets are lost.

#### Conditions

Trace port is enabled, and application core runs at 128 MHz.

#### Consequences

Trace bandwidth is reduced. Trace packet loss may increase.

#### Workaround

Run application core at 64 MHz during trace.

## 3.6 [6] NVMC: Disabling instruction cache causes skip of next instruction

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### **Symptoms**

The CPU skips the first instruction after instruction cache is disabled.

#### Conditions

The code executes instructions to disable the instruction cache.



#### Consequences

The program does not execute as expected.

#### Workaround

Use the following function to disable instruction cache:

```
_attribute_((aligned(ICACHE_LINE_SIZE)))
void icache_disable(void) {
    int key = DisableInterrupts();
    __ISB();
    NRF_NVMC->ICACHECNF = 0;
    __ISB();
    EnableInterrupts(key);
}
```

### 3.7 [7] USBD: USBD is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### **Symptoms**

USBD is not functional.

#### Conditions

Always.

#### Consequences

USBD is not functional.

#### Workaround

None.

### 3.8 [8] WDT: WDT1 is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application



#### Symptoms

Watchdog timer 1 is not functional.

#### Conditions

Always.

#### Consequences

Watchdog timer 1 is not functional.

#### Workaround

None.

### 3.9 [9] TAD: TPIU is missing from ROM table

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

AHB-AP points to the Cortex-M33 ROM table and not the Application core ROM table.

#### Conditions

Always.

#### Consequences

IDEs cannot automatically configure TPIU for trace output.



Initialize trace modules manually with the following code and, if necessary, use debug probe-dependent mechanisms to set up extra ROM table addresses.

```
#define ARM_CS_LOCK 0x0000000
#define ARM CS UNLOCK 0xC5ACCE55
#define ETM TRCPRGCTLR Enable (1 << 0)
#define ETM TRCCONFIGR BranchBroadcast En (1 << 3)
#define ETM TRCCONFIGR Timestamp En (1 << 11)
#define ETM TRCCONFIGR ReturnStack En (1 << 12)
#define ETM TRCEVENTCTLOR Sel0 Resources2 (2 << 0)</pre>
#define ETM TRCEVENTCTL1R Insten Event0 En (1 << 0)
#define ETM_TRCRSCTLR2_Select_Resource0 (1 << 0)</pre>
#define ETM TRCRSCTLR2 Group Resource0 (1 << 16)</pre>
#define ETM TRCSTALLCTLR Level ZeroInvasion (0 << 0)
#define ETM TRCSYNCPR Period 12 (12 << 0)
#define ETM TRCTSCTLR Event 0 (0 << 0)
#define ETM TRCTRACEIDR TraceId (1 << 0)
#define ETM_TRCVICTLR_StartStopLogic_On (1 << 9)</pre>
#define ETM TRCVICTLR Event 0 (1 << 0)
#define ETM TRCPRGCTLR 0xE0041004
#define ETM TRCCONFIGR 0xE0041010
#define ETM_TRCEVENTCTLOR 0xE0041020
#define ETM TRCEVENTCTL1R 0xE0041024
#define ETM TRCSTALLCTLR 0xE004102C
#define ETM TRCTSCTLR 0xE0041030
#define ETM TRCSYNCPR 0xE0041034
#define ETM TRCTRACEIDR 0xE0041040
#define ETM_TRCVICTLR 0xE0041080
#define ETM TRCRSCTLR2 0xE0041208
#define ETM TRCLAR 0xE0041FB0
#define TPIU SPPR ParallelMode 0x0
#define TPIU_FFCR_EnFCont (1 << 1)</pre>
#define TPIU CSPSR 0xE0040004
#define TPIU SPPR 0xE00400F0
#define TPIU FFCR 0xE0040304
#define TPIU LAR 0xE0040FB0
void etm init(void)
{
   uint32 t etm stable = 0 \times 00000000;
   // Basic programming of ETM
    * (uint32 t*) (ETM TRCLAR) = ARM CS UNLOCK;
   *(uint32_t*)(ETM_TRCCONFIGR) = ETM_TRCCONFIGR_Timestamp_En |
ETM TRCCONFIGR ReturnStack En;
    *(uint32 t*)(ETM TRCEVENTCTLOR) = ETM TRCEVENTCTLOR Sel0 Resources2;
    *(uint32_t*)(ETM_TRCEVENTCTL1R) = ETM_TRCEVENTCTL1R_Insten_Event0_En;
```



```
*(uint32 t*)(ETM TRCRSCTLR2) = ETM TRCRSCTLR2 Select Resource0 |
 ETM TRCRSCTLR2 Group Resource0;
   *(uint32_t*)(ETM_TRCSTALLCTLR) = ETM_TRCSTALLCTLR_Level_ZeroInvasion;
    *(uint32 t*)(ETM TRCSYNCPR) = ETM TRCSYNCPR Period 12;
    *(uint32 t*)(ETM TRCTRACEIDR) = ETM TRCTRACEIDR TraceId;
   *(uint32_t*)(ETM_TRCTSCTLR) = ETM_TRCTSCTLR_Event_0;
    *(uint32 t*)(ETM TRCVICTLR) = ETM TRCVICTLR StartStopLogic On | ETM TRCVICTLR Event 0;
    // Enable ETM
   * (uint32 t*) (ETM TRCPRGCTLR) = ETM TRCPRGCTLR Enable;
    *(uint32 t*)(ETM TRCLAR) = ARM CS LOCK;
}
void tpiu_init(void)
{
   *(uint32 t*)(TPIU LAR) = ARM CS UNLOCK;
   *(uint32 t*)(TPIU CSPSR) = (1 << 3);
   *(uint32 t*)(TPIU SPPR) = TPIU SPPR ParallelMode;
    * (uint32 t*) (TPIU FFCR) = TPIU FFCR EnFCont;
   *(uint32 t*)(TPIU LAR) = ARM CS LOCK;
}
```

### 3.10 [10] CCM: Reading CNFPTR, INPTR, OUTPTR, and SCRATCHPTR pointers returns incorrect address

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### Conditions

On reading CCM pointers CNFPTR, INPTR, OUTPTR, and SCRATCHPTR.

#### Consequences

CCM pointers CNFPTR, INPTR, OUTPTR, and SCRATCHPTR return incorrect address on read.

#### Workaround

Logically OR the read CCM pointers CNFPTR, INPTR, OUTPTR, and SCRATCHPTR with 0x0100\_0000 to get the correct address.

## 3.11 [11] ACL: Reading ACL[n].ADDR returns incorrect address

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.



#### Domains

Network

#### Symptoms

Reading ACL[n].ADDR returns incorrect address.

#### Conditions

Always.

#### Consequences

Reading ACL[n].ADDR returns incorrect address.

#### Workaround

None.

### 3.12 [12] QSPI: SCKFREQ is not functional at 96 MHz

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

SCKFREQ is not functional at 96 MHz.

#### Conditions

Always.

#### Consequences

QSPI is not functional at 96 MHz SCK frequency when HFCLK is configured for the 128 MHz mode. QSPI is not functional at 48 MHz SCK frequency when HFCLK is configured for the 64 MHz mode.

#### Workaround

Use QSPI at 48 MHz SCK frequency when HFCLK is configured for the 128 MHz CPU frequency. Use QSPI at 24 MHz SCK frequency when HFCLK is configured for the 64 MHz CPU frequency.

## 3.13 [13] GPIO: Bits in LATCH register are incorrectly set to 1

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.



#### Domains

Application, Network

#### Symptoms

The GPIO.LATCH[n] register is unexpectedly set to 1 (Latched).

#### Conditions

GPIO.PIN\_CNF[n].SENSE is set to low level (3) at the same time as PIN\_CNF[n].INPUT is set to Connect (0).

#### Consequences

The GPIO.LATCH[n] register is set to 1 (Latched). This could have side effects, depending on how the chip is configured to use this LATCH register.

#### Workaround

Always configure PIN\_CNF[n].INPUT before PIN\_CNF[n].SENSE.

### 3.14 [14] TIMER: CC[6] and CC[7] are not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### Symptoms

CC[6] and CC[7] are not functional.

#### Conditions

Using Capture/Compare channel registers 6 and 7.

#### Consequences

Channels 6 and 7 in registers CC, PUBLISH\_COMPARE, TASKS\_CAPTURE, SUBSCRIBE\_CAPTURE, EVENTS\_COMPARE, and ONESHOTEN are not functional.

#### Workaround

None.

### 3.15 [15] UARTE: Odd parity setting is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network



#### Symptoms

Odd parity setting is not functional.

#### Conditions

Always.

#### Consequences

Odd parity setting in CONFIG is not functional.

#### Workaround

None.

### 3.16 [16] RADIO: POWER register is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Network

### Symptoms

POWER register is not functional.

#### Conditions

Always.

#### Consequences

POWER register is not functional.

#### Workaround

Reset all RADIO registers in firmware.

## 3.17 [18] I2S: 32-bit sample widths and 8-bit sample in a 16-bit half-frame are not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

32-bit sample width is not functional.



#### Conditions

Using CONFIG.SWIDTH to configure I2S for 32Bit, 8BitIn16, 8BitIn32, 16BitIn32, or 24BitIn32.

#### Consequences

32-bit sample width is not functional.

#### Workaround

None.

## 3.18 [19] SPU: Flash memory space is divided into 32 regions of 32 KiB

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Flash memory space is divided into 32 regions of 32 KiB instead of 64 regions of 16 KiB.

#### Conditions

Always.

#### Consequences

FLASHREGION[n].PERM (n=32..63) registers are not functional.

#### Workaround

Use FLASHREGION[n].PERM (n=0..31) registers to configure the entire flash region.

### 3.19 [20] RTC: TASKS\_CAPTURE[n], SUBSCRIBE\_CAPTURE[n], and SHORTS registers are not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### Symptoms

TASKS\_CAPTURE[n], SUBSCRIBE\_CAPTURE[n], and SHORTS registers are not functional.

#### Conditions

Always.

#### Consequences

TASKS\_CAPTURE[n], SUBSCRIBE\_CAPTURE[n], and SHORTS registers are not functional.

#### Workaround

None.

### 3.20 [21] TWIM: 1000 kbps baud rate is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### **Symptoms**

TWIM in 1000 kbps baud rate is not functional.

#### Conditions

TWIM is configured with 1000 kbps baud rate.

#### Consequences

TWIM in 1000 kbps baud rate is not functional.

#### Workaround

None.

### 3.21 [22] SPU: CPULOCK register is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

CPULOCK register is not functional.

#### Conditions

Always.



#### Consequences

CPULOCK register is not functional.

#### Workaround

None.

### 3.22 [23] SAADC: Events are not generated when switching from scan mode to no-scan mode with BURST enabled

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

SAADC stops working.

#### Conditions

Switching from single channel to multiple channels when BURST is enabled.

#### Consequences

SAADC internally locks up and does not generate the expected events.

#### Workaround

Execute the following code before changing the channel configuration.

• Secure mode:

NRF SAADC S->TASKS STOP = 1;

• Non-secure mode:

NRF\_SAADC\_NS->TASKS\_STOP = 1;

## 3.23 [26] CTRL-AP: APPROTECT.DISABLE and SECUREAPPROTECT.DISABLE registers are not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network



#### Symptoms

APPROTECT.DISABLE and SECUREAPPROTECT.DISABLE registers are not functional.

#### Conditions

Always.

#### Consequences

APPROTECT.DISABLE and SECUREAPPROTECT.DISABLE registers are not functional.

#### Workaround

None.

### 3.24 [27] CTRL-AP: STATUS register is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application, Network

#### Symptoms

STATUS register is not functional.

#### Conditions

Always.

#### Consequences

STATUS register is not functional.

#### Workaround

None.

### 3.25 [28] TIMER: INTEN register is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application, Network

#### Symptoms

INTEN register is not functional.



#### Conditions

Always.

#### Consequences

Timer interrupts cannot be configured using Timer INTEN register.

#### Workaround

Use INTENSET to enable interrupts and INTENCLR to disable interrupts.

### 3.26 [29] SWI: SWIRQ is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### **Symptoms**

SWIRQ is not functional.

#### Conditions

Always.

#### Consequences

SWIRQ is not functional.

#### Workaround

Use EGU or trigger interrupts in peripherals to generate interrupts.

## 3.27 [30] RESET: LCTRLAP field in RESETREAS register is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### Symptoms

LCTRLAP field in RESETREAS register is not functional.

#### Conditions

Always.



#### Consequences

LCTRLAP field in RESETREAS register is not functional. Network core cannot detect if it has been reset by debugger using CTRL-AP.

#### Workaround

None.

## 3.28 [31] TAD: Multidrop serial wire debug is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

#### Symptoms

Multidrop serial wire debug is not functional.

#### Conditions

Always.

#### Consequences

Multidrop serial wire debug is not functional. DLPIDR.TINSTANCE register is always set to 0.

#### Workaround

None.

## 3.29 [32] GPIO: GPIO pins assigned to network core do not retain their state in System OFF mode

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### Conditions

GPIO pins are assigned to network core and device is in System OFF mode.

#### Consequences

GPIO pins do not retain their state.

#### Workaround

Before entering System OFF, configure application core to hold the GPIO pin's state.

## 3.30 [33] CLOCK: LFRC frequency starts drifting even if calibration task is triggered

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application

#### Symptoms

LFRC frequency starts drifting even if calibration task is triggered.

#### Conditions

If any of following takes place:

- Triggering LFCLKSTOP task during calibration
- Changing LFCLK source from LFRC to any other source during calibration
- Starting calibration before LFRC is started

#### Consequences

LFRC frequency drifts. WDT and RTC may stop working even after soft reset.

#### Workaround

Avoiding conditions that cause this anomaly. If the anomaly is triggered, do a pin reset, System OFF reset, application watchdog reset, or power cycle.

### 3.31 [34] CTRL-AP: Erase all is not functional with APPROTECT enabled

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### Symptoms

Debugger cannot erase the network core flash.

#### Conditions

APPROTECT is enabled and VREQCTRL->VREGRADIO.VREQH is disabled.

#### Consequences

Debugger cannot erase the network core flash.



Perform one of the following:

- Do not enable APPROTECT.
- Enable VREQCTRL->VREGRADIO.VREQH.

## 3.32 [36] I2S: Excessive power consumption after using I2S STOP task

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Current consumption is too high after using the STOP task.

#### Conditions

I2S was running and was stopped by triggering the STOP task.

#### Consequences

Current consumption is higher than specified.

#### Workaround

Apply the following code after the STOP task. For secure mode:

```
*((volatile uint32_t *)0x50028038) = 1;
*((volatile uint32 t *)0x5002803C) = 1;
```

#### For non-secure mode:

```
*((volatile uint32_t *)0x40028038) = 1;
*((volatile uint32_t *)0x4002803C) = 1;
```

### 3.33 [37] TWIM: First clock pulse after clock stretching may be too long or too short

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network



#### Symptoms

When the TWI slave exits a clock stretching state, the first clock pulse from the master is too long or too short.

The following deviations from the normal clock pulse length can occur:

#### 400 kHz

- Minimum: 0.7 μs
- Maximum: 3.0 μs

#### 100 kHz

- Minimum: 0.7 μs
- Maximum: 11.0 μs

#### Conditions

TWI slave uses clock stretching.

#### Consequences

The slave may give an error condition due to a too long or too short clock pulse or the pulse may be lost. This depends on the slave clock stretching behavior.

#### Workaround

None.

### 3.34 [42] CLOCK: Reset value of HFCLKCTRL is invalid

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### **Symptoms**

Reset value of HFCLKCTRL is invalid.

#### Conditions

Always.

#### Consequences

Application core has lower performance.



Apply the following code at startup:

```
*((volatile uint32_t *)0x50039530ul) = 0xBEEF0044ul;
NRF_CLOCK_S->HFCLKCTRL = CLOCK_HFCLKCTRL_HCLK_Div2 << CLOCK_HFCLKCTRL_HCLK_Pos;</pre>
```

A workaround is implemented in MDK version 8.29.0 and later.

## 3.35 [43] QSPI: Reading QSPI registers after XIP might halt application CPU

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### **Symptoms**

Application CPU halts.

#### Conditions

Init and start QSPI, use XIP, then write to or read any QSPI register starting from offset 0x600 and above.

#### Consequences

Application CPU halts.

#### Workaround

Trigger QSPI TASKS\_ACTIVATE after XIP is used before accessing any QSPI register with an offset above 0x600.

### 3.36 [44] UARTE: TASKS\_RESUME impacts UARTE

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### Symptoms

Issuing TASKS\_RESUME results in bits being set in the UARTE ERRORSRC register after it is enabled, even when not started.



#### Conditions

The internal state of a disabled UARTE changes when any of the tasks TASKS\_RESUME, TASKS\_STARTRX, or TASKS\_STARTTX is triggered. These tasks are shared by UARTE, TWIM, TWIS, and SPIM.

#### Consequences

UARTE starts transmitting immediately after being enabled.

#### Workaround

Depending on which UARTE instance is affected, apply the following steps before enabling UARTE.

- If TXENABLE reads '1', trigger TASKS\_STOPTX.
- If RXENABLE reads '1':
  - Enable UARTE.
  - Trigger TASKS\_STOPRX.
  - Wait until RXENABLE reads '0'.
  - Clear ERRORSRC register.

The exact address depends on the UARTE instance. See the following table.

| UARTE Instance | RXENABLE   | TXENABLE   |
|----------------|------------|------------|
| UARTEO:NS      | 0x40008564 | 0x40008568 |
| UARTEO:S       | 0x50008564 | 0x50008568 |
| UARTE1:NS      | 0x40009564 | 0x40009568 |
| UARTE1:S       | 0x50009564 | 0x50009568 |
| UARTE2:NS      | 0x4000B564 | 0x4000B568 |
| UARTE2:S       | 0x5000B564 | 0x5000B568 |
| UARTE3:NS      | 0x4000C564 | 0x4000C568 |
| UARTE3:S       | 0x5000C564 | 0x5000C568 |

Table 2: Register addresses

### 3.37 [45] SPIM: Receive is not functional at 32 Mbps

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application

#### Symptoms

SPIM receive is not functional at 32 Mbps.

#### Conditions

Always.



#### Consequences

In 128 MHz mode, SPIM receive fails at 32 Mbps. In 64 MHz mode, SPIM receive fails at 16 Mbps. SPIM transmit works as per specification.

#### Workaround

Use SPIM at lower frequency. In 128 MHz mode, SPIM max receive frequency is 16 Mbps. In 64 MHz mode, SPIM max receive frequency is 8 Mbps.

### 3.38 [46] CLOCK: LFRC has higher current consumption

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

LFRC has higher power consumption.

#### Conditions

Always.

#### Consequences

Current consumption is higher than expected.

#### Workaround

Apply the following code in secure mode at startup:

\*((volatile uint32\_t \*)0x5003254Cul) = 0;

This workaround is implemented in MDK version 8.29.0 and later.

### 3.39 [47] TWIM: I2C timing spec is violated at 400 kHz

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### Symptoms

The low period of the SCL clock is too short to meet the I2C specification at 400 kHz. The actual low period of the SCL clock is 1.25  $\mu$ s while the I2C specification requires the SCL clock to have a minimum low period of 1.3  $\mu$ s.



#### Conditions

Using TWIM at 400 kHz.

#### Consequences

TWI communication might not work at 400 kHz with I2C compatible devices.

#### Workaround

If communication does not work at 400 kHz with an I2C compatible device that requires the SCL clock to have a minimum low period of 1.3  $\mu$ s, use 390 kHz instead of 400 kHz by writing 0x06200000 to the FREQUENCY register. With this setting, the SCL low period is greater than 1.3  $\mu$ s.

## 3.40 [49] POWER: SLEEPENTER and SLEEPEXIT events are asserted after pin reset

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### Symptoms

EVENTS\_SLEEPENTER and EVENTS\_SLEEPEXIT are asserted.

#### Conditions

After device reset.

#### Consequences

If the firmware evaluates EVENTS\_SLEEPENTER or EVENTS\_SLEEPEXIT events, it might take the wrong action.

#### Workaround

When RESETREAS shows a pin reset (RESETPIN), ignore NRF\_POWER->EVENTS\_SLEEPENTER and NRF\_POWER->EVENTS\_SLEEPEXIT. Apply the following code after any reset:

```
For Application:
if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
{
    NRF_POWER_S->EVENTS_SLEEPENTER = 0;
    NRF_POWER_S->EVENTS_SLEEPEXIT = 0;
}
For Network:
if (NRF_RESET_NS->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
{
    NRF_POWER_NS->EVENTS_SLEEPENTER = 0;
    NRF_POWER_NS->EVENTS_SLEEPEXIT = 0;
}
```



This workaround is implemented in MDK version 8.29.0 and later.

## 3.41 [50] SPU: Arm TrustZone region numbers for FICR, UICR, CACHEINFO, and CACHEDATA are incorrect

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Arm<sup>®</sup> TrustZone<sup>®</sup> region numbers for FICR, UICR, CACHEINFO, and CACHEDATA are incorrect.

#### Conditions

In secure state.

#### Consequences

TT-group of instructions cannot be used to test the security state of these addresses.

#### Workaround

None.

## 3.42 [51] SPU: Accessing FICR, UICR, CACHEINFO, or CACHEDATA from non-secure state gives bus error

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### **Symptoms**

Accessing FICR, UICR, CACHEINFO, or CACHEDATA from non-secure state gives bus error.

#### Conditions

Accessing from non-secure state.

#### Consequences

Bus error.

#### Workaround

None.



## 3.43 [52] VMC: RAM block is not writable immediately on power-up

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### Symptoms

Using RAM block immediately on power-up gives incorrect results.

#### Conditions

Using RAM section immediately after power-up

#### Consequences

RAM block is not writable immediately after power-up.

#### Workaround

Wait 10 CPU clock cycles after powering up RAM block before writing to that RAM section.

## 3.44 [53] REGULATORS: Current consumption in normal voltage mode is higher in System ON idle

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Current consumption is higher in System ON idle.

#### Conditions

DC/DC mode is enabled in the VREGMAIN regulator and the device is in System ON idle.

#### Consequences

Current consumption is higher than expected.

#### Workaround

When enabling the DC/DC mode in VREGMAIN, apply the following code:

\*((volatile uint32\_t \*)0x50004728ul) = 0x1;

# 3.45 [54] REGULATORS: Current consumption in normal voltage mode is higher in System ON idle and System OFF

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Network

#### Symptoms

Current consumption is higher in System ON idle and System OFF.

#### Conditions

DC/DC mode is enabled in the VREGRADIO regulator and the device is in System ON idle or System OFF mode.

#### Consequences

Current consumption is higher than expected.

#### Workaround

None.

## 3.46 [55] RESET: Bits in RESETREAS are set when they should not be

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### Symptoms

After pin reset, RESETREAS bits other than RESETPIN might also be set.

#### Conditions

A pin reset has triggered.

#### Consequences

If the firmware evaluates RESETREAS, it might take the wrong action.

#### Workaround

When RESETREAS shows a pin reset (RESETPIN), ignore other reset reason bits.



#### Note: RESETREAS bits must be cleared between resets.

Apply the following code after any reset:

```
For Application:
if (NRF_RESET_S->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
{
    NRF_RESET_S->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
}
For Network:
if (NRF_RESET->RESETREAS & RESET_RESETREAS_RESETPIN_Msk)
{
    NRF_RESET->RESETREAS = ~RESET_RESETREAS_RESETPIN_Msk;
}
```

This workaround is implemented in MDK version 8.29.0 and later.

## 3.47 [57] I2S: EVENTS\_FRAMESTART and PUBLISH\_FRAMESTART registers are not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### **Symptoms**

EVENTS\_FRAMESTART and PUBLISH\_FRAMESTART registers are not functional.

#### Conditions

Always.

#### Consequences

EVENTS\_FRAMESTART and PUBLISH\_FRAMESTART registers are not functional.

#### Workaround

None.

## 3.48 [58] I2S: BYPASS in CONFIG.CLKCONFIG is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

BYPASS in CONFIG.CLKCONFIG is not functional.

#### Conditions

Always.

#### Consequences

BYPASS in CONFIG.CLKCONFIG is not functional.

#### Workaround

None.

### 3.49 [59] QDEC: QDEC0 is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

QDEC0 is not functional.

#### Conditions

Always.

#### Consequences

QDEC0 is not functional.

#### Workaround

None.

### 3.50 [62] UICR: HFXOCNT register is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application, Network

#### **Symptoms**

HFXOCNT register is not functional.



#### Conditions

Always.

#### Consequences

HFXOCNT register is not functional. A fixed debounce value of 256  $\mu s$  is used.

#### Workaround

Control the debounce time by using a timer if additional time is needed.

## 3.51 [64] REGULATORS: VREGMAIN has invalid configuration when CPU is running

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

The voltage on the DECD pin drops which can trigger a reset of the device.

#### Conditions

DC/DC mode is enabled in the VREGMAIN regulator and CPU is running.

#### Consequences

DC/DC mode cannot be enabled in the VREGMAIN regulator when CPU is running.

#### Workaround

Apply the following code after any reset:

```
*((volatile uint32_t *)0x5000470Cul) =0x29ul;
*((volatile uint32 t *)0x5000473Cul) =0x3ul;
```

This workaround is implemented in MDK version 8.30.0 and later.

### 3.52 [65] SAADC: Events are not generated when switching from scan mode to no-scan mode with BURST disabled

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

SAADC stops working.

#### Conditions

Switching from single channel to multiple channels when BURST is disabled and acquisition time less than 10 us.

#### Consequences

SAADC internally locks up and does not generate the expected events.

#### Workaround

Execute the following code before changing the channel configuration.

• Secure mode:

NRF SAADC S->TASKS STOP = 1;

• Non-secure mode:

```
NRF SAADC NS->TASKS STOP = 1;
```

## 3.53 [66] GPIO: P1.PIN\_CNF[2-3], P0.PIN\_CNF[8-18] DRIVE cannot be set in some configurations

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### **Symptoms**

P1.PIN\_CNF[2-3] and P0.PIN\_CNF[8-18] DRIVE strength is not as specified.

#### Conditions

P1.PIN\_CNF[2-3] and P0.PIN\_CNF[8-18] DRIVE is set to H0S1, S0H1, H0H1, D0H1, H0D1, or E0E1.

#### Consequences

HOS1, SOH1, HOH1, DOH1, HOD1, or EOE1 DRIVE configurations are unavailable for P1.PIN\_CNF[2-3] and P0.PIN\_CNF[8-18].

#### Workaround

None.



### 3.54 [67] DEVICE: ESD HBM is less than 2 kV

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

#### **Symptoms**

ESD HBM symptoms can be observed on DCCH below 2 kV.

#### Conditions

Always.

#### Consequences

The device meets ESD at 1 kV.

#### Workaround

Additional ESD protection must be applied externally.

## 3.55 [69] REGULATORS: VREGMAIN configuration is not retained in System OFF

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Current consumption is excessive in System OFF mode.

#### Conditions

DC/DC mode is enabled in the VREGMAIN regulator and the device is in System OFF mode.

#### Consequences

Current consumption is higher than expected.

#### Workaround

Apply the following code after any reset:

\*((uint32 t \*)0x5000470Cul) =0x65;



## 3.56 [70] NFCT: Event FIELDDETECTED may be generated too early

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application

#### Symptoms

Reset of the operating state after FIELDLOST event. In some cases, communication with the peer device is not possible.

#### Conditions

Especially with stronger field strengths.

#### Consequences

Restart of transfer is required.

#### Workaround

On FIELDDETECTED event, wait 1 ms using timer before starting NFC communication with NRF\_NFCT->TASKS\_ACTIVATE.

This workaround is included in nrfx v2.0.0 and later.

## 3.57 [71] NFCT: Frame delay timing is too short after SLP\_REQ

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Reader may not accept the response from the tag.

#### Conditions

The time between SLP\_REQ and ALL\_REQ sent by the Reader is shorter than the time configured in FRAMEDELAYMAX.

#### Consequences

The protocol timing is violated, and a Reader may not accept the response from the tag.



Ensure that FRAMEDELAYMAX is set to the default value when the NFCT is in states IDLE or SLEEP\_A. The workaround is included in nrfx v2.0.0 and later.

# 3.58 [72] REGULATORS: Current consumption in high voltage mode is higher in System ON idle and System OFF

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Current consumption is excessive in System ON idle or System OFF mode.

#### Conditions

DC/DC mode is enabled in the VREGH regulator and the device is in System ON idle or System OFF mode.

#### Consequences

Current consumption is higher than expected.

#### Workaround

None.

## 3.59 [73] TIMER: ONESHOTEN[n] registers are located at an incorrect address offset

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### Symptoms

ONESHOTEN[n] registers are located at an incorrect address offset.

#### Conditions

Always.

#### Consequences

ONESHOTEN[n] registers are located at an incorrect address offset.



Use address offset 0x514 for ONESHOTEN[n] registers.

## 3.60 [74] TIMER: COMPARE[i]\_STOP is located at an incorrect bit number in the SHORTS register

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### Symptoms

COMPARE[i]\_STOP is located at an incorrect bit number in the SHORTS register.

#### Conditions

Always.

#### Consequences

COMPARE[i]\_STOP is located at an incorrect bit number in the SHORTS register.

#### Workaround

COMPARE[i]\_STOP group starts at bit number 8. Use bit number 8+i for COMPARE[i]\_STOP.

## 3.61 [75] PWM: False SEQEND[0] and SEQEND[1] events are generated

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

False SEQEND[0] and SEQEND[1] events are generated.

#### Conditions

Any of the LOOPSDONE\_SEQSTARTn shortcuts are enabled. LOOP register is nonzero and SEQ[1].CNT is set to 1.

#### Consequences

SEQEND[0] and SEQEND[1] events might falsely trigger other tasks if they are routed through the PPI.



Avoid using the LOOPSDONE\_SEQSTARTn shortcuts when the LOOP register is nonzero and SEQ[1].CNT is set to 1.

## 3.62 [76] DPPI: Non-secure code can detect secure events

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Non-secure code is able to detect that a secure event has been published to a secure DPPI channel.

#### Conditions

In a non-secure DPPI channel group, SUBSCRIBE\_CHG[n].EN or SUBSCRIBE\_CHG[n].DIS is set up to be connected to a secure DPPI channel.

#### Consequences

Non-secure code can detect that a secure event has been published to a secure DPPI channel. The nonsecure code cannot detect which event has been published.

#### Workaround

Perform one of the following:

- Avoid using DPPI in secure mode.
- Configure all channel groups (CHG[n]) to include at least one DPPI channel that is configured as secure. This makes the channel groups secure and blocks them from being used on the non-secure side.

**Note:** The non-secure domain can still use the DPPI tasks and events system, but it does not have any available channel groups.

## 3.63 [77] TAD: Debug power-up request is not acknowledged

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

#### Symptoms

In the debug port CTRL/STAT register (see ARM CoreSight SoC-400 Technical Reference Manual, revision r3p2):

• CDBGPWRUPREQ powers up the system but does not assert CDBGPWRUPACK.



• CSYSPWRUPREQ does not trigger any power requests but asserts CDBGPWRUPACK and CSYSPWRUPACK.

#### Conditions

Always when starting a debug session.

#### Consequences

If the debug probe writes the debug port CTRL/STAT.DBGPWRUPREQ and waits on CTRL/STAT.DBGPWRUPACK, it does not finish.

#### Workaround

When enabling debug domain power, write CTRL/STAT.DBGPWRUPREQ and CTRL/STAT.SYSPWRUPREQ.

### 3.64 [79] QDEC: QDEC1 is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

QDEC1 is not functional.

#### Conditions

Always.

#### Consequences

QDEC1 is not functional.

#### Workaround

None.

### 3.65 [80] PWM: PWM3 is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

PWM3 is not functional.



#### Conditions

Always.

#### Consequences

PWM3 is not functional.

#### Workaround

None.

### 3.66 [81] SPIM: SPIM2 and SPIM3 are not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### **Symptoms**

SPIM2 and SPIM3 are not functional.

#### Conditions

Always.

#### Consequences

SPIM2 and SPIM3 are not functional.

#### Workaround

None.

### 3.67 [82] TWIM: TWIM2 and TWIM3 are not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

TWIM2 and TWIM3 are not functional.

#### Conditions

Always.



#### Consequences

TWIM2 and TWIM3 are not functional.

#### Workaround

None.

### 3.68 [83] SPIS: SPIS2 and SPIS3 are not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

SPIS2 and SPIS3 are not functional.

#### Conditions

Always.

#### Consequences

SPIS2 and SPIS3 are not functional.

#### Workaround

None.

### 3.69 [84] UARTE: UARTE2 and UARTE3 are not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

UARTE2 and UARTE3 are not functional.

#### Conditions

Always.

#### Consequences

UARTE2 and UARTE3 are not functional.



None.

## 3.70 [85] NVMC: Reading or executing from flash memory can lead to errors when scaling frequency

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application

#### Symptoms

Flash memory read can be corrupted. Executing from flash can lead to errors.

#### Conditions

The application core clock is scaled from 128 MHz to 64 MHz.

#### Consequences

Data read from flash can be corrupt. Illegal instructions can be executed from flash.

#### Workaround

Apply the following code before switching:

```
*((uint32_t *)0x50038504ul) =0x1
Set CLOCK->HFCLKCTRL to 64 MHz
Wait ~1ms
*((uint32 t *)0x50038504ul) =0x0
```

### 3.71 [86] CLOCK: EVENTS\_DONE is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network

#### Symptoms

EVENTS\_DONE is not functional.

#### Conditions

Always.



#### Consequences

Calibration of LFRC oscillator complete event is not functional.

#### Workaround

Network core must poll register 0x41017104 to read EVENT\_DONE. After reading '1', the register must be cleared by writing '0'.

### 3.72 [87] RADIO: RSSI parameter adjustment

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### **Symptoms**

RSSI varies with temperature and input power level.

#### Conditions

Always.

#### Consequences

RSSI parameter is not within specified accuracy.

#### Workaround

Add the following compensation to the RSSI sample value based on temperature measurement and RSSISAMPLE. The on-chip TEMP peripheral can be used to measure temperature.

```
compensated_rssi = (uint8_t)round(
    (float)((float)(1.56f * rssi_sample) + (float)(4.9e-5 * pow(rssi_sample, 3)) -
    (float)(9.9e-3 * pow(rssi sample, 2)) - (0.05f * ((float)(temp)*0.25f)) - 7.2f));
```

where

temp

Temperature sample value as reported by register NRF\_TEMP.TEMP in increments of 0.25.

#### drssi\_sample

Sample value as reported by register NRF\_RADIO.RSSISAMPLE.

## 3.73 [90] GPIO: PIN\_CNF[n] MCUSEL is reset by application core soft reset

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.



#### Domains

Application

#### Symptoms

Core, Peripheral, or Trace and Debug Subsystem loses control of GPIO pin.

#### Conditions

A soft reset is generated on the application core.

#### Consequences

Core, Peripheral, or Trace and Debug Subsystem loses control of GPIO pin.

#### Workaround

Initialize MCUSEL after soft reset.

### 3.74 [91] RADIO: Ramp-up is slower than specified

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### Symptoms

After enabling TXEN or RXEN, RADIO event READY may be generated later than expected.

#### Conditions

Radio TXEN or RXEN is enabled.

#### Consequences

Time between TXEN task and READY event and time between RXEN task and READY event is longer than specified.

#### Workaround

Trigger TXEN or RXEN approximately 10  $\mu$ s earlier.

### 3.75 [93] NVMC: Writing to flash requires high voltage on VREGRADIO

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network



#### Symptoms

Writing to flash may corrupt its contents.

#### Conditions

Firmware is writing to network core flash.

#### Consequences

Flash write requires high voltage on VREGRADIO.

#### Workaround

Enable VREQCTRL->VREGRADIO.VREQH before writing to network core flash. This increases the RADIO TX power by 3 dB.

## 3.76 [95] REGULATORS: VREGRADIO DC/DC can malfunction

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Network

#### Symptoms

The device can reset when VREGRADIO is in the DC/DC mode. This occurs more likely at higher than room temperatures.

#### Conditions

VREGRADIO is in the DC/DC mode.

#### Consequences

The device may reset.

#### Workaround

Do not enable DC/DC mode for VREGRADIO.

### 3.77 [97] UICR: ERASEPROTECT or APPROTECT is occasionally enabled or device startup may fail

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application, Network



#### Symptoms

One or more of the following occurs:

- Network core erase protection or access port protection is occasionally enabled.
- Network core may fail to startup.
- Application core may not wake up from sleep or System OFF.

#### Conditions

At device startup or when waking up from sleep or System OFF.

#### Consequences

One or more of the following occurs:

- Network core erase protection or access port protection is enabled.
- Unable to start the network core.
- Unable to use the application core.

#### Workaround

In the application core, apply the following code after any reset:

```
if (*((volatile uint32_t *)0x50004A20ul) == 0)
{
     *((volatile uint32_t *)0x50004A20ul) = 0xDul;
     *((volatile uint32_t *)0x5000491Cul) = 0x1ul;
     *((volatile uint32_t *)0x5000491Cul) = 0x0ul;
}
```

This workaround is implemented in MDK version 8.31.0 and later.

## 3.78 [103] CPU: Network core executing code from application core flash causes bus fault

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### Symptoms

CPU bus fault is triggered when executing code from application core flash.

#### Conditions

Network core CPU is executing code from application core flash.

#### Consequences

CPU bus fault is triggered.

Do not execute code from application flash.

## 3.79 [105] SPIM, SPIS, TWIM, TWIS, UARTE: Peripheral has higher than expected current consumption

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application

#### Symptoms

Peripheral has higher than expected current consumption.

#### Conditions

Peripheral is started.

#### Consequences

Peripheral has higher than expected current consumption.

#### Workaround

None.

## 3.80 [106] SPIM: SPIM4 is not functional with GPIO.PIN\_CNF[n].MCUSEL configured as Peripheral

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

SPIM4 does not function correctly.

#### Conditions

Always.

#### Consequences

SPIM4 is not functional.

#### Workaround

Configure GPIO.PIN\_CNF[n].MCUSEL to AppMCU.

### 3.81 [109] GPIOTE: LATENCY register is not functional

This anomaly applies to IC Rev. Engineering A, build codes QKAA-ABO.

#### Domains

Application

#### Symptoms

LATENCY register is not functional.

#### Conditions

Always.

#### Consequences

LATENCY register is not functional and the LowLatency setting is always selected.

#### Workaround

None.

## 3.82 [110] QSPI: QSPI is not functional with GPIO.PIN\_CNF[n].MCUSEL configured as Peripheral

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

QSPI does not function correctly.

#### Conditions

Always.

#### Consequences

QSPI is not functional.

#### Workaround

Configure GPIO.PIN\_CNF[n].MCUSEL to AppMCU.



## 3.83 [113] RADIO: Reading DTX in MODECNF0 gives incorrect value

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### Symptoms

Reading DTX in MODECNF0 gives incorrect value.

#### Conditions

Always.

#### Consequences

Treat MODECNF0.DTX field as write only.

#### Workaround

None.

### 3.84 [114] CPU: Accessing application core flash causes processor to become unresponsive

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### Symptoms

Network core processor becomes unresponsive.

#### Conditions

Application core is in sleep mode, and network core is reading application core flash.

#### Consequences

Network core processor becomes unresponsive.

#### Workaround

Do not enter sleep mode in application core when network core is accessing application core flash.



### 3.85 [115] CRYPTOCELL, USBD: Peripheral cannot do DMA transfers from flash when application core processor is sleeping

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Application

#### Symptoms

Application core processor becomes unresponsive.

#### Conditions

Application core processor is in sleep mode, and peripheral is doing DMA transfer from flash.

#### Consequences

Application core processor becomes unresponsive.

#### Workaround

Do not enter sleep mode during DMA transfer from flash.

## 3.86 [116] RADIO: Device spurious emission during transmit is higher than expected

This anomaly applies to IC Rev. Engineering A, build codes QKAA-AB0.

#### Domains

Network

#### **Symptoms**

Spurious emission occurs during transmission on 2.4 GHz carrier  $\pm$  n\*64 MHz frequencies, where n is 1, 2, and 3.

#### Conditions

Radio is transmitting.

#### Consequences

Device has spurious emission during transmission on 2.4 GHz carrier  $\pm$  n\*64 MHz frequencies, where n is 1, 2, and 3. Spurious emissions are unwanted frequency components in transmitted signals that may exceed ETSI, FCC, or other radio regulation limits.



Connect an X7R type decoupling capacitor of 820 pF, between pin AG31 and VSS.

