# nRF52840 Revision 1

Errata v1.8



### Contents

1	nRF52840 Revision 1 Errata	4
2	Revision history.	5
3	New and inherited anomalies.	8
	3.1 [20] RTC: Register values are invalid	10
	3.2 [36] CLOCK: Some registers are not reset when expected	10
	3.3 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP	11
	3.4 [66] TEMP: Linearity specification not met with default settings	11
	3.5 [78] TIMER: High current consumption when using timer STOP task only	12
	3.6 [81] GPIO: PIN CNF is not retained when in debug interface mode	13
	3.7 [87] CPU: Unexpected wake from System ON Idle when using FPU	13
	3.8 [122] QSPI: QSPI uses current after being disabled	14
	3.9 [136] System: Bits in RESETREAS are set when they should not be	14
	3.10 [153] RADIO: RSSI parameter adjustment	15
	3.11 [155] GPIOTE: IN event may occur more than once on input edge	16
	3.12 [166] USBD: ISO double buffering not functional	16
	3.13 [170] I2S: NRF I2S->PSEL CONNECT fields are not readable	17
	3.14 [171] USBD: USB might not power up	17
	3.15 [172] RADIO: Bluetooth Long Range co-channel performance	18
	3.16 [173] GPIO: Writes to LATCH register take several CPU cycles to take effect	19
	3.17 [174] SPIM: SPIM3 events incorrectly connected to the PPI	20
	3.18 [176] System: Flash erase through CTRL-AP fails due to watchdog time-out	20
	3.19 [179] RTC: COMPARE event is generated twice from a single RTC compare match	21
	3.20 [183] PWM: False SEQEND[0] and SEQEND[1] events	21
	3.21 [184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted	
		22
	3.22 [187] USBD: USB cannot be enabled	22
	3.23 [190] NFCT: Event FIELDDETECTED may be generated too early	23
	3.24 [191] RADIO: High packet error rate in BLE Long Range mode	24
	3.25 [192] CLOCK: LFRC frequency offset after calibration	24
	3.26 [193] SPIM: SPIM3 does not generate EVENTS_END and halts if suspended during last byte	25
	3.27 [194] I2S: STOP task does not switch off all resources	25
	3.28 [195] SPIM: SPIM3 continues to draw current after disable	26
	3.29 [196] I2S: PSEL acquires GPIOs regardless of ENABLE	26
	3.30 [197] POWER: DCDC of REGO not functional	27
	3.31 [198] SPIM: SPIM3 transmit data might be corrupted	28
	3.32 [199] USBD: USBD cannot receive tasks during DMA	28
	3.33 [201] CLOCK: EVENTS_HFCLKSTARTED might be generated twice	29
	3.34 [202] POWER: Device does not start up in high voltage mode	29
	3.35 [204] RADIO: Switching between TX and RX causes unwanted emissions	30
	3.36 [208] QSPI: PPI Deactivate task does not switch off all resources	30
	3.37 [209] CLOCK: LFRC ULP mode calibration not functional	31
	3.38 [210] GPIO: Bits in GPIO LATCH register are incorrectly set to 1	31
	3.39 [212] SAADC: Events are not generated when switching from scan mode to no-scan mode	
	with burst enabled	31
	3.40 [213] WDT: WDT configuration is cleared when entering system OFF	32
	3.41 [214] SPIS: Incorrect data transferred	33
	3.42 [215] QSPI: Reading QSPI registers after XIP might halt CPU	33
	3.43 [216] QSPI: Race condition occurs in XIP	34



4413\_416 v1.8 ii

3.44 [218] NFCI: Frame delay timing is too short after SLP_REQ	34
3.45 [219] TWIM: I2C timing spec is violated at 400 kHz	35
3.46 [228] RADIO: No interrupt is generated for SYNC event	35
3.47 [233] NVMC: NVMC READYNEXT not generated	36
3.48 [236] RADIO: Conversion formulas for RADIO energy related values incorrect in PS	36
3.49 [237] SAADC: TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after	
EVENTS_END	37
3.50 [241] SAADC: Static 400 μA current after SAADC is disabled	37
3.51 [242] NVMC: NVMC operations during POFWARN cause the CPU to hang	38
3.52 [243] RADIO: T_IFS is inaccurate with Bluetooth Long Range	39
3.53 [244] QSPI: External flash and QSPI returns erroneous data when the SoftDevice is running.	39
3.54 [245] RADIO: CRC is wrong when data whitening is enabled and address field is included in	
CRC calculation	40
3.55 [246] System: Intermittent extra current consumption when going to sleep	40
3.56 [248] RADIO: Reading DTX in MODECNFO gives incorrect value	41
3 57 [252] SAADC: Unexpected behavior when TASKS_CAURRATE OF ESFT is used during sampling	11



4413\_416 v1.8 iii

### 1 nRF52840 Revision 1 Errata

This Errata document contains anomalies and configurations for the nRF52840 chip, Revision 1 (CKAA-Cx0, QIAA-Cx0).

The document indicates which anomalies are fixed, inherited, or new compared to Engineering C.



### 2 Revision history

See the following list for an overview of changes from previous versions of this document.

Version	Date	Change
nRF52840 Revision 1 v1.8	05.06.2023	<ul> <li>Added: No. 241. "Static 400 µA current after SAADC is disabled"</li> <li>Updated: No. 215. "Reading QSPI registers after XIP might halt CPU"</li> <li>Updated: No. 246. "Intermittent extra current consumption when going to sleep"</li> </ul>
nRF52840 Revision 1 v1.7	09.02.2022	<ul> <li>Updated: No. 172. "Bluetooth Long Range co-channel performance"</li> <li>Added: No. 243. "T_IFS is inaccurate with Bluetooth Long Range"</li> <li>Added: No. 252. "Unexpected behavior when TASKS_CALIBRATEOFFSET is used during sampling"</li> </ul>
nRF52840 Revision 1 v1.6	09.11.2020	<ul> <li>Added: No. 242. "NVMC operations during POFWARN cause the CPU to hang"</li> <li>Added: No. 244. "External flash and QSPI returns erroneous data when the SoftDevice is running"</li> <li>Added: No. 245. "CRC is wrong when data whitening is enabled and address field is included in CRC calculation"</li> <li>Added: No. 246. "Intermittent extra current consumption when going to sleep"</li> <li>Added: No. 248. "Reading DTX in MODECNFO gives incorrect value"</li> </ul>
nRF52840 Revision 1 v1.5	10.07.2020	<ul> <li>Updated: No. 171. "USB might not power up"</li> <li>Updated: No. 198. "SPIM3 transmit data might be corrupted"</li> <li>Added: No. 233. "NVMC READYNEXT not generated"</li> <li>Added: No. 236. "Conversion formulas for RADIO energy related values incorrect in PS"</li> <li>Added: No. 237. "TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after EVENTS_END"</li> </ul>
nRF52840 Revision 1 v1.4	03.12.2019	<ul> <li>Updated: No. 196. "PSEL acquires GPIOs regardless of ENABLE"</li> <li>Added: No. 212. "Events are not generated when switching from scan mode to no-scan mode with burst enabled"</li> <li>Added: No. 216. "Race condition occurs in XIP"</li> <li>Added: No. 218. "Frame delay timing is too short after SLP_REQ"</li> <li>Added: No. 228. "No interrupt is generated for SYNC event"</li> </ul>
nRF52840 Revision 1 v1.3	12.09.2019	<ul> <li>Added: No. 213. "WDT configuration is cleared when entering system OFF"</li> <li>Added: No. 214. "Incorrect data transferred"</li> <li>Added: No. 215. "Reading QSPI registers after XIP might halt CPU"</li> <li>Added: No. 219. "I2C timing spec is violated at 400 kHz"</li> </ul>



Version	Date	Change
nRF52840 Revision 1 v1.2	31.01.2019	<ul> <li>Added: No. 172. "BLE long range co-channel performance"</li> <li>Added: No. 199. "USBD cannot receive tasks during DMA"</li> <li>Added: No. 204. "Switching between TX and RX causes unwanted emissions"</li> <li>Added: No. 208. "PPI Deactivate task does not switch off all resources"</li> <li>Added: No. 209. "LFRC ULP mode calibration not functional"</li> <li>Added: No. 210. "Bits in GPIO LATCH register are incorrectly set to 1"</li> </ul>
nRF52840 Revision 1 v1.1	30.05.2018	Updated: No. 202. "Device does not start up in high voltage mode"



Version	Date	Change
nRF52840 Revision 1 v1.0	23.03.2018	<ul> <li>Added: No. 20. "Register values are invalid"</li> <li>Added: No. 36. "Some registers are not reset when expected"</li> <li>Added: No. 55. "RXPTRUPD and TXPTRUPD events asserted after STOP"</li> <li>Added: No. 66. "Linearity specification not met with default settings"</li> <li>Added: No. 78. "High current consumption when using timer STOP task only"</li> <li>Added: No. 81. "PIN_CNF is not retained when in debug interface mode"</li> <li>Added: No. 87. "Unexpected wake from System ON Idle when using FPU"</li> <li>Added: No. 122. "QSPI uses current after being disabled"</li> <li>Added: No. 136. "Bits in RESETREAS are set when they should not be"</li> <li>Added: No. 155. "IN event may occur more than once on input edge"</li> <li>Added: No. 166. "ISO double buffering not functional"</li> <li>Added: No. 171. "USB might not power up"</li> <li>Added: No. 171. "USB might not power up"</li> <li>Added: No. 173. "Writes to LATCH register take several CPU cycles to take effect"</li> <li>Added: No. 174. "SPIM3 events incorrectly connected to the PPI"</li> <li>Added: No. 176. "Flash erase through CTRL-AP fails due to watchdog time-out"</li> <li>Added: No. 183. "False SEQEND[0] and SEQEND[1] events"</li> <li>Added: No. 184. "Erase or write operations from the external debugger fail when CPU is not halted"</li> <li>Added: No. 187. "USB cannot be enabled"</li> <li>Added: No. 190. "Event FIELDDETECTED may be generated too early"</li> <li>Added: No. 191. "High packet error rate in BLE Long Range mode"</li> <li>Added: No. 192. "LFRC frequency offset after calibration"</li> <li>Added: No. 192. "LFRC frequency offset after calibration"</li> <li>Added: No. 193. "SPIM3 does not generate EVENTS_END and halts if suspended during last byte"</li> <li>Added: No. 194. "STOP task does not switch off all resources"</li> <li>Added: No. 195. "SPIM3 continues to draw current after disable"</li> <li>Added: No. 196. "PSEL acquires GPIOs regardless of ENABLE"</li> <li>Added: No. 198. "SPIM3 transmit data might be corrupted"</li> </ul>
		<ul> <li>Added: No. 201. "EVENTS_HFCLKSTARTED might be generated twice"</li> <li>Added: No. 202. "Device does not start up in high voltage mode"</li> </ul>



3

### New and inherited anomalies

The following anomalies are present in Revision 1 of the nRF52840 chip.

ID	Module	Description	New in Revision 1	Inherited from Engineering C
20	RTC	Register values are invalid		Х
36	CLOCK	Some registers are not reset when expected		Х
55	I2S	RXPTRUPD and TXPTRUPD events asserted after STOP		X
66	TEMP	Linearity specification not met with default settings		X
78	TIMER	High current consumption when using timer STOP task only		Х
81	GPIO	PIN_CNF is not retained when in debug interface mode		X
87	CPU	Unexpected wake from System ON Idle when using FPU		X
122	QSPI	QSPI uses current after being disabled		X
136	System	Bits in RESETREAS are set when they should not be		X
153	RADIO	RSSI parameter adjustment		X
155	GPIOTE	IN event may occur more than once on input edge		X
166	USBD	ISO double buffering not functional		X
170	I2S	NRF_I2S->PSEL CONNECT fields are not readable		Х
171	USBD	USB might not power up		X
172	RADIO	Bluetooth Long Range co-channel performance		X
173	GPIO	Writes to LATCH register take several CPU cycles to take effect		Х
174	SPIM	SPIM3 events incorrectly connected to the PPI		Х
176	System	Flash erase through CTRL-AP fails due to watchdog time- out		Х
179	RTC	COMPARE event is generated twice from a single RTC compare match		Х
183	PWM	False SEQEND[0] and SEQEND[1] events		Х
184	NVMC	Erase or write operations from the external debugger fail when CPU is not halted		х
187	USBD	USB cannot be enabled		Х
190	NFCT	Event FIELDDETECTED may be generated too early		Х
191	RADIO	High packet error rate in BLE Long Range mode		X



ID	Module	Description	New in Revision 1	Inherited from Engineering C
192	CLOCK	LFRC frequency offset after calibration		X
193	SPIM	SPIM3 does not generate EVENTS_END and halts if suspended during last byte		X
194	I2S	STOP task does not switch off all resources		Х
195	SPIM	SPIM3 continues to draw current after disable		Х
196	I2S	PSEL acquires GPIOs regardless of ENABLE		Х
197	POWER	DCDC of REG0 not functional		Х
198	SPIM	SPIM3 transmit data might be corrupted		Х
199	USBD	USBD cannot receive tasks during DMA		Х
201	CLOCK	EVENTS_HFCLKSTARTED might be generated twice		Х
202	POWER	Device does not start up in high voltage mode		Х
204	RADIO	Switching between TX and RX causes unwanted emissions		Х
208	QSPI	PPI Deactivate task does not switch off all resources		Х
209	CLOCK	LFRC ULP mode calibration not functional		Х
210	GPIO	Bits in GPIO LATCH register are incorrectly set to 1	Х	
212	SAADC	Events are not generated when switching from scan mode to no-scan mode with burst enabled		Х
213	WDT	WDT configuration is cleared when entering system OFF		Х
214	SPIS	Incorrect data transferred		Х
215	QSPI	Reading QSPI registers after XIP might halt CPU		Х
216	QSPI	Race condition occurs in XIP		Х
218	NFCT	Frame delay timing is too short after SLP_REQ		Х
219	TWIM	I2C timing spec is violated at 400 kHz		Х
228	RADIO	No interrupt is generated for SYNC event		Х
233	NVMC	NVMC READYNEXT not generated		Х
236	RADIO	Conversion formulas for RADIO energy related values incorrect in PS		Х
237	SAADC	TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after EVENTS_END		х
241	SAADC	Static 400 µA current after SAADC is disabled		Х
242	NVMC	NVMC operations during POFWARN cause the CPU to hang		х
243	RADIO	T_IFS is inaccurate with Bluetooth Long Range		Х



ID	Module	Description	New in Revision 1	Inherited from Engineering C
244	QSPI	External flash and QSPI returns erroneous data when the SoftDevice is running		x
245	RADIO	CRC is wrong when data whitening is enabled and address field is included in CRC calculation		Х
246	System	Intermittent extra current consumption when going to sleep		X
248	RADIO	Reading DTX in MODECNF0 gives incorrect value		X
252	SAADC	Unexpected behavior when TASKS_CALIBRATEOFFSET is used during sampling		Х

Table 1: New and inherited anomalies

### 3.1 [20] RTC: Register values are invalid

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

RTC registers will not contain the correct/expected value if read.

#### **Conditions**

The RTC has been idle.

#### Consequences

RTC configuration cannot be determined by reading RTC registers.

#### Workaround

Execute the below code before you use RTC.

```
NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
NRF_CLOCK->TASKS_LFCLKSTART = 1;
while (NRF_CLOCK->EVENTS_LFCLKSTARTED == 0) {}
NRF_RTCO->TASKS_STOP = 0;
```

## 3.2 [36] CLOCK: Some registers are not reset when expected

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.



#### **Symptoms**

After watchdog timeout reset, CPU lockup reset, soft reset, or pin reset, the following CLOCK peripheral registers are not reset:

- CLOCK->EVENTS\_DONE
- CLOCK->EVENTS CTTO
- CLOCK->CTIV

#### **Conditions**

After watchdog timeout reset, CPU Lockup reset, soft reset, and pin reset.

#### Consequences

Register reset values might be incorrect. It may cause undesired interrupts in case of enabling interrupts without clearing the DONE or CTTO events.

#### Workaround

Clear affected registers after reset. This workaround has already been added into system\_nrf52.c file. This workaround has already been added into system\_nrf52840.c file present in MDK 8.11.0 or later.

### 3.3 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The RXPTRUPD event is generated when the STOP task is triggered, even though reception (RX) is disabled. Similarly, the TXPTRUPD event is generated when the STOP task is triggered, even though transmission (TX) is disabled.

#### **Conditions**

A previous transfer has been performed with RX/TX enabled, respectively.

#### Consequences

The indication that RXTXD.MAXCNT words were received/transmitted is false.

#### Workaround

Ignore the RXPTRUPD and TXPTRUPD events after triggering the STOP task. Clear these events before starting the next transfer.

### 3.4 [66] TEMP: Linearity specification not met with default settings

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.



It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

TEMP module provides non-linear temperature readings over the specified temperature range.

#### **Conditions**

Always.

#### Consequences

TEMP module returns out of spec temperature readings.

#### Workaround

Execute the following code after reset:

```
NRF TEMP->A0 = NRF FICR->TEMP.A0;
NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
NRF TEMP->A2 = NRF FICR->TEMP.A2;
NRF TEMP->A3 = NRF_FICR->TEMP.A3;
NRF TEMP->A4 = NRF FICR->TEMP.A4;
NRF TEMP->A5 = NRF FICR->TEMP.A5;
NRF TEMP->B0 = NRF FICR->TEMP.B0;
NRF TEMP->B1 = NRF FICR->TEMP.B1;
NRF TEMP->B2 = NRF FICR->TEMP.B2;
NRF TEMP->B3 = NRF FICR->TEMP.B3;
NRF TEMP->B4 = NRF_FICR->TEMP.B4;
NRF TEMP->B5 = NRF FICR->TEMP.B5;
NRF TEMP->TO = NRF FICR->TEMP.TO;
NRF TEMP->T1 = NRF FICR->TEMP.T1;
NRF TEMP->T2 = NRF FICR->TEMP.T2;
NRF TEMP->T3 = NRF FICR->TEMP.T3;
NRF TEMP->T4 = NRF FICR->TEMP.T4;
```

This code is already present in the latest system\_nrf52.c file and in the system\_nrf52840.c file released in MDK 8.12.0.

## 3.5 [78] TIMER: High current consumption when using timer STOP task only

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Increased current consumption when the timer has been running and the STOP task is used to stop it.



#### **Conditions**

The timer has been running (after triggering a START task) and then it is stopped using a STOP task only.

#### Consequences

Increased current consumption.

#### Workaround

Use the SHUTDOWN task after the STOP task or instead of the STOP task.

### 3.6 [81] GPIO: PIN\_CNF is not retained when in debug interface mode

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

GPIO pin configuration is reset on wakeup from System OFF.

#### **Conditions**

The system is in debug interface mode.

#### Consequences

GPIO state unreliable until PIN CNF is reconfigured.

## 3.7 [87] CPU: Unexpected wake from System ON Idle when using FPU

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The CPU is unexpectedly awoken from System ON Idle.

#### **Conditions**

The FPU has been used.

#### Consequences

The CPU is awoken from System ON Idle.



The FPU can generate pending interrupts just like other peripherals, but unlike other peripherals there are no INTENSET, INTENCLR registers for enabling or disabling interrupts at the peripheral level. In order to prevent unexpected wake-up from System ON Idle, add this code before entering sleep:

```
#if (__FPU_USED == 1)
   _set_FPSCR(_get_FPSCR() & ~(0x0000009F));
(void) __get_FPSCR();
NVIC_ClearPendingIRQ(FPU_IRQn);
#endif
__WFE();
```

### 3.8 [122] QSPI: QSPI uses current after being disabled

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Current consumption is too high.

#### **Conditions**

After QSPI has been activated by the use of TASKS ACTIVATE task.

#### Consequences

Current consumption is too high.

#### Workaround

Execute the following code before disabling QSPI:

```
*(volatile uint32_t *)0x40029010ul = 1ul;
*(volatile uint32_t *)0x40029054ul = 1ul
```

### 3.9 [136] System: Bits in RESETREAS are set when they should not be

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

After pin reset, RESETREAS bits other than RESETPIN might also be set.



#### **Conditions**

A pin reset has triggered.

#### Consequences

If the firmware evaluates RESETREAS, it might take the wrong action.

#### Workaround

When RESETREAS shows a pin reset (RESETPIN), ignore other reset reason bits.

**Important:** RESETREAS bits must be cleared between resets.

Apply the following code after any reset:

```
if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk) {
   NRF_POWER->RESETREAS = ~POWER_RESETREAS_RESETPIN_Msk;
}
```

This workaround is implemented in MDK version 8.13.0 and later.

### 3.10 [153] RADIO: RSSI parameter adjustment

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

RSSI changes over temperature.

#### **Conditions**

Temperature  $\leq +10^{\circ}$ C or  $> +30^{\circ}$ C.

#### Consequences

RSSI parameter not within specified accuracy.

#### Workaround

Add the following compensation to the RSSI sample value based on temperature measurement (the onchip TEMP peripheral can be used to measure temperature):

- For TEMP ≤ -30°C, RSSISAMPLE = RSSISAMPLE +3
- For TEMP > -30°C and TEMP ≤ -10°C, RSSISAMPLE = RSSISAMPLE +2
- For TEMP > -10°C and TEMP ≤ +10°C, RSSISAMPLE = RSSISAMPLE +1
- For TEMP > +10°C and TEMP ≤ +30°C, RSSISAMPLE = RSSISAMPLE + 0
- For TEMP > +30°C and TEMP ≤ +50°C, RSSISAMPLE = RSSISAMPLE 1
- For TEMP > +50°C and TEMP ≤ +70°C, RSSISAMPLE = RSSISAMPLE 2
- For TEMP > +70°C, RSSISAMPLE = RSSISAMPLE 3



### 3.11 [155] GPIOTE: IN event may occur more than once on input edge

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

IN event occurs more than once on an input edge.

#### **Conditions**

Input signal edges are closer together than 1.3  $\mu$ s or >= 750 kHz for a periodic signal.

#### Consequences

Tasks connected through PPI or SHORTS to this event might be triggered twice.

#### Workaround

Apply the following code when any GPIOTE channel is configured to generate an IN event on edges that can occur within 1.3 µs of each other:

```
*(volatile uint32_t *)(NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) = 1;
```

**Important:** A clock is kept on by the workaround and must be reverted to avoid higher current consumption when GPIOTE is not in use, using the following code:

```
*(volatile uint32_t *)(NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) = 0;
```

### 3.12 [166] USBD: ISO double buffering not functional

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The double buffering of the ISO EPs of the USBD is not functional.

#### **Conditions**

Always. With default settings, the buffers overlap.

#### Consequences

During ISO transition, received or transmitted data is likely to be corrupted.



Reconfigure ISO buffers during initialization of USBD. After each time the USBD peripheral is enabled, apply the following code:

```
*((volatile uint32_t *)(NRF_USBD_BASE + 0x800)) = 0x7E3;
*((volatile uint32_t *)(NRF_USBD_BASE + 0x804)) = 0x40;
```

### 3.13 [170] I2S: NRF\_I2S->PSEL CONNECT fields are not readable

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

- CONNECT field of NRF\_I2S->PSEL.MCK is not readable.
- CONNECT field of NRF 12S->PSEL.SCK is not readable.
- CONNECT field of NRF\_I2S->PSEL.LRCK is not readable.
- CONNECT field of NRF I2S->PSEL.SDIN is not readable.
- CONNECT field of NRF I2S->PSEL.SDOUT is not readable.

#### **Conditions**

Always.

#### Consequences

When reading the value of NRF\_I2S->PSEL registers, the CONNECT field might not return the same value that has been written to it.

#### Workaround

None.

### 3.14 [171] USBD: USB might not power up

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The USBD might not reach its active state. It is also possible that the USBD reaches its active state, but with an increased delay.

#### **Conditions**

Firmware enables USBD or exits USBD low power mode (clears USBD->LOWPOWER) and enters System ON IDLE before the USBD module is fully powered up.

#### Consequences

The USBD sometimes does not function.

#### Workaround

To enable the USBD (USBD.ENABLE = 1) or to wake the USBD during SUSPEND (USBD.LOWPOWER = 0), apply the following code:

```
if(*(volatile uint32_t *)0x4006EC00 == 0x00000000)
{
    *(volatile uint32_t *)0x4006EC00 = 0x00009375;
}
*(volatile uint32_t *)0x4006EC14 = 0x0000000C0;
*(volatile uint32_t *)0x4006EC00 = 0x00009375;

NRF_USBD->ENABLE = 0x00000001; // or NRF_USBD->LOWPOWER = 0x00000000;
```

After receiving the corresponding acknowledgment event (i.e. USBD.EVENTS\_USBEVENT with USBD.EVENTCAUSE.READY=1 in case of enabling or USBD->EVENTCAUSE.USBWUALLOWED=1 in case of wakeup), apply the following code:

```
if(*(volatile uint32_t *)0x4006EC00 == 0x00000000)
{
    *(volatile uint32_t *)0x4006EC00 = 0x00009375;
}
*(volatile uint32_t *)0x4006EC14 = 0x00000000;
*(volatile uint32_t *)0x4006EC00 = 0x00009375;
```

## 3.15 [172] RADIO: Bluetooth Long Range co-channel performance

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Packet loss when a blocker signal is present.

#### **Conditions**

Bluetooth Long Range (Ble\_LR125Kbit or Ble\_LR500Kbit). Blocker signal present at the same or nearby RF frequency.

#### Consequences

Fails Bluetooth test with co-channel interference (RF-PHY/RCV/BV-29-C) without firmware workaround.



Workaround is incorporated into S140 SoftDevice v6.1.1 and the DTM example in SDK v15.3.0. See the following document for a description of the workarounds:

nRF52840 Errata Attachment Anomaly 172 Addendum The performances can be improved further by updating the RSSI calibration value with the following workaround supported in SoftDevice 7.2, 7.3, 8.0, and later:

```
void ftpan 172 func(void)
*((volatile uint32 t *)0x4000154Cul) = 0x80000400ul;
//for SD7.2.0
int main (void)
//...
sd_softdevice_enable(...);
const struct { void (*ftpan 172 func ptr) (void); } ftpan 172 func struct =
 { ftpan 172 func };
sd ble opt set(BLE GAP OPT BASE + 6, (const ble opt t *) &ftpan 172 func struct);
}
//for SD8.x.x
int main (void)
//...
sd softdevice enable(...);
const struct { void (*ftpan_172_func_ptr) (void); } ftpan_172_func_struct =
 { ftpan 172 func };
sd_ble_opt_set(0xF2, (const ble_opt_t *) &ftpan_172_func_struct);
//...
```

## 3.16 [173] GPIO: Writes to LATCH register take several CPU cycles to take effect

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

A bit in the LATCH register reads '1' even after clearing it by writing '1'.

#### **Conditions**

Reading the LATCH register right after writing to it.



#### Consequences

Old value of the LATCH register is read.

#### Workaround

Have at least 3 CPU cycles of delay between the write and the subsequent read to the LATCH register. This can be achieved by having 3 dummy reads to the LATCH register.

### 3.17 [174] SPIM: SPIM3 events incorrectly connected to the PPI

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Tasks triggered from the PPI using EVENTS\_ENDRX or EVENTS\_ENDTX of SPIM3 do not happen when expected.

#### **Conditions**

Always.

#### Consequences

EVENTS\_ENDRX and EVENTS\_ENDTX of SPIM3 have their connections to the PPI swapped. Tasks triggered by the PPI from EVENTS\_ENDRX or EVENTS\_ENDTX of SPIM3 do not happen when expected.

#### Workaround

When configuring the PPI to trigger a task on EVENTS\_ENDRX, program the CH[N].EEP register with the address of EVENTS\_ENDTX. When configuring the PPI to trigger a task on EVENTS\_ENDTX, program the CH[N].EEP register with the address of EVENTS\_ENDRX.

This only applies to the SPIM3 instance.

## 3.18 [176] System: Flash erase through CTRL-AP fails due to watchdog time-out

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Full flash erase through CTRL-AP is not successful.

#### **Conditions**

WDT is enabled.



#### Consequences

Flash is not erased. If the device has a WDT time-out less than 1 ms and is readback-protected through UICR.APPROTECT, there is a risk of permanently preventing the erasing of the flash.

#### Workaround

Try again.

### 3.19 [179] RTC: COMPARE event is generated twice from a single RTC compare match

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Tasks connected to RTC COMPARE event through PPI are triggered twice per compare match.

#### **Conditions**

RTC registers are being accessed by CPU while RTC is running.

#### Consequences

Tasks connected to RTC COMPARE event through PPI are triggered more often than expected.

#### Workaround

Do not access the RTC registers, including the COMPARE event register, from CPU while waiting for the RTC COMPARE event. Note that CPU interrupt from this event can still be enabled.

### 3.20 [183] PWM: False SEQEND[0] and SEQEND[1] events

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

False SEQEND[0] and SEQEND[1] events are being generated.

#### **Conditions**

Any of the LOOPSDONE\_SEQSTARTn shortcuts are enabled. LOOP register is non-zero and sequence 1 is one value long.

#### Consequences

SEQEND[0] and SEQEND[1] events might falsely trigger other tasks if these are routed through the PPI.

Avoid using the LOOPSDONE\_SEQSTARTn shortcuts, when LOOP register is non-zero and sequence 1 is one value long.

## 3.21 [184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The erase or write operation fails or takes longer time than specified.

#### **Conditions**

NVMC erase or write operation initiated using an external debugger. CPU is not halted.

#### Consequences

The NVMC erase or write operation fails or takes longer time than specified.

#### Workaround

Halt the CPU by writing to DHCSR (Debug Halting Control and Status Register) before starting NVMC erase or write operation from the external debugger. See the ARM infocenter to get the details of the DHCSR register.

Programming tools provided by Nordic Semiconductor comply with this.

### 3.22 [187] USBD: USB cannot be enabled

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

After writing to NRF\_USBD->ENABLE, no EVENTS\_USBEVENT is triggered, and USB->EVENTCAUSE is not updated.

#### **Conditions**

Most recent reset type is soft reset or CPU lockup reset, or after a new firmware update to flash.

#### Consequences

USB is not working.



Implement code similar to the following around the USB enabling:

```
*(volatile uint32_t *)0x4006EC00 = 0x00009375;

*(volatile uint32_t *)0x4006ED14 = 0x00000003;

*(volatile uint32_t *)0x4006EC00 = 0x00009375;

/* Enable the peripheral */
NRF_USBD->ENABLE = USBD_ENABLE_ENABLE_Enabled<< USBD_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENABLE_ENA
```

nRF5 SDK version 15 will include this workaround.

## 3.23 [190] NFCT: Event FIELDDETECTED may be generated too early

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Reset of the operating state after FIELDLOST event. In some cases, communication with the peer device is not possible.

#### **Conditions**

Always. Especially with stronger field strengths.

#### Consequences

Restart of transfer required.

#### Workaround

On FIELDDETECTED event, wait 1 ms (using timer) before starting NFC communication with NRF\_NFCT->TASKS\_ACTIVATE.

This workaround is included in SDK v15.0.0.



## 3.24 [191] RADIO: High packet error rate in BLE Long Range mode

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

High packet error rate.

#### **Conditions**

BLE Long Range mode.

#### Consequences

Poor communication link.

#### Workaround

Use the following setting for the radio in BLE LR mode (set after power-on-reset and whenever NRF RADIO->POWER has been low):

```
*(volatile uint32_t *) 0x40001740 = ((*((volatile uint32_t *) 0x40001740)) & 0x7FFF00FF) | 0x80000000 | (((uint32_t)(196)) << 8);
```

When switching from BLE LR mode to any other radio mode, use the following code to return to default settings:

```
*(volatile uint32_t *) 0x40001740 = ((*((volatile uint32_t *) 0x40001740)) & 0x7FFFFFFF);
```

### 3.25 [192] CLOCK: LFRC frequency offset after calibration

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

LFRC oscillator frequency is wrong after calibration, exceeding 500 ppm.

#### **Conditions**

On some devices, when entering System ON Idle while calibration is ongoing.

#### Consequences

After calibration, LFRC has a frequency offset that is outside specification.



Apply the following code before starting the RCOSC32K calibration:

```
*(volatile uint32_t *)0x40000C34 = 0x00000002;
```

Apply the following code after the RCOSC32K calibration is finished:

```
*(volatile uint32_t *)0x40000C34 = 0x00000000;
```

This workaround is included in SDK v15.0.0 and SoftDevices S140, S132, and S112 v6.0.0.

## 3.26 [193] SPIM: SPIM3 does not generate EVENTS\_END and halts if suspended during last byte

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

SPIM3 stops working.

#### **Conditions**

Using TASKS\_SUSPEND on SPIM3 during last byte.

#### Consequences

EVENTS\_END is not generated and SPIM3 stops working.

#### Workaround

Do not use TASKS\_SUSPEND for SPIM3 unless the application can guarantee that it will not be triggered during the transfer of the last byte. There is no indication from SPIM3 that it is currently in the last byte transfer.

If TASKS\_SUSPEND was used during transmission of the last byte, recover SPIM3 by power cycling the device or restart SPIM3 using the following code:

```
*(volatile uint32_t *)0x4002FFFC = 0;
*(volatile uint32_t *)0x4002FFFC;
*(volatile uint32_t *)0x4002FFFC = 1;
```

### 3.27 [194] I2S: STOP task does not switch off all resources

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.



It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Current consumption too high (~900  $\mu$ A) after using the STOP task.

#### **Conditions**

12S was running and was stopped by triggering the STOP task.

#### Consequences

Current consumption higher than specified.

#### Workaround

Apply the following code after the STOP task:

```
*((volatile uint32_t *)0x40025038) = 1;
*((volatile uint32_t *)0x4002503C) = 1;
```

### 3.28 [195] SPIM: SPIM3 continues to draw current after disable

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Current consumption higher than specified when disabling the SPIM3.

#### **Conditions**

When disabling the SPIM3.

#### Consequences

Current consumption around 900 µA higher than specified.

#### Workaround

Apply the following workaround after disabling the SPIM3 (NRF SPIM3->ENABLE = 0):

```
*(volatile uint32_t *)0x4002F004 = 1;
```

### 3.29 [196] I2S: PSEL acquires GPIOs regardless of ENABLE

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.



It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

12S controls GPIO even when I2S is not enabled.

#### **Conditions**

When using I2S->PSEL to configure GPIO.

#### Consequences

GPIO selected for I2S cannot be used for any other peripheral and will be configured as input.

#### Workaround

Do not rely on the pins selected in I2S->PSEL registers being free when I2S->ENABLE is set to DISABLE.

Only set the CONNECT bit in the I2S->PSEL registers to CONNECTED immediately before enabling I2S. When disabling I2S, set the CONNECT bit in the I2S->PSEL registers to DISCONNECTED.

### 3.30 [197] POWER: DCDC of REGO not functional

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

VDD voltage drop below specification when entering low power modes. Low voltage may trigger reset of device.

#### **Conditions**

Using DCDC on REG0, high voltage mode. DCDC on REG1 is not affected.

#### Consequences

Cannot use DCDC and switch to ultra-low power mode (autonomous). Cannot support external circuitry supply.

#### Workaround

One of the following options:

- 1. Do not enable DCDC.
  - Consequences: Loss of efficiency with high dropout between VDDH and VDD. Supports external circuitry supply.
- 2. Prevent REGO stage to go to ULP mode. At startup and after reset, write 0x00000001 to register 0x40000638.

Consequences: High current consumption in System ON IDLE ( $\sim$ 300  $\mu$ A). Cannot support external circuitry supply.



### 3.31 [198] SPIM: SPIM3 transmit data might be corrupted

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Transmit data from SPIM3 is corrupted.

#### **Conditions**

Data accessed by CPU location in the same RAM AHB slave as where the SPIM3 TXD.PTR is pointing, and CPU does a read or write operation at the same clock cycle as the SPIM3 EasyDMA is fetching data. This case should have been handled by the stalling mechanism.

#### Consequences

Transmit data from SPIM3 is corrupted.

#### Workaround

Reserve dedicated RAM AHB slave for the SPIM3 transmit buffer, not overlapping with application data used by the CPU. In addition, synchronize so that the CPU is not writing data to the transmit buffer while SPIM is transmitting data.

### 3.32 [199] USBD: USBD cannot receive tasks during DMA

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The USBD does not perform incoming tasks.

#### **Conditions**

The USBD is performing a DMA transfer.

#### Consequences

If any EasyDMA transfer is in progress, USB tasks cannot be used.

#### Workaround

To enable incoming tasks when using DMA, use the following code when starting a DMA transfer:

```
*(volatile uint32_t *)0x40027C1C = 0x00000082;
```



After the DMA transfer is completed, use:

\*(volatile uint32 t \*)0x40027C1C = 0x00000000;

## 3.33 [201] CLOCK: EVENTS\_HFCLKSTARTED might be generated twice

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

EVENTS\_HFCLKSTARTED might occur twice, and HFCLKSTAT might be wrong.

#### **Conditions**

When running HFCLK with crystal.

#### Consequences

HFCLKSTAT might be wrong when reading it after HFCLK is started.

#### Workaround

Disregard HFCLKSTAT and EVENT\_HFCLKSTARTED after first EVENT\_HFCLKSTARTED.

This workaround is included in nRF5 SDK v15.0.0 and SoftDevices S140, S132, and S112 v6.0.0.

## 3.34 [202] POWER: Device does not start up in high voltage mode

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Device does not start up in high voltage mode.

#### **Conditions**

Using REGO and external circuitry supply or slow rise time on VDDH. Power on reset (POR) may not release correctly.

#### Consequences

Device does not start up when it should.



Do not draw current from VDD pin (external circuitry supply) during power up and ensure VDDH rise time to 3 V is below 1 ms.

### 3.35 [204] RADIO: Switching between TX and RX causes unwanted emissions

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Unwanted emissions are experienced when switching from TX to RX.

#### **Conditions**

Switching from TX to RX without using DISABLE.

#### Consequences

Unwanted emissions occur on the channel used for RX.

#### Workaround

Always use DISABLE when switching from TX to RX.

### 3.36 [208] QSPI: PPI Deactivate task does not switch off all resources

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Current consumption is higher than expected after triggering TASKS\_DEACTIVATE from the PPI.

#### **Conditions**

QSPI was running and was stopped by triggering TASKS\_DEACTIVATE from the PPI.

#### Consequences

Current consumption higher than expected.

#### Workaround

Use software to write to the TASKS\_DEACTIVATE register instead of triggering TASKS\_DEACTIVATE from the PPI.



### 3.37 [209] CLOCK: LFRC ULP mode calibration not functional

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

LFRC stops.

#### **Conditions**

Sometimes when using LFRC ULP mode and performing calibration.

#### Consequences

LFRC ULP mode cannot be calibrated.

#### Workaround

Use LFRC ULP mode without calibrating, or use LFRC normal mode if calibration is required.

### 3.38 [210] GPIO: Bits in GPIO LATCH register are incorrectly set to 1

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

#### **Symptoms**

The GPIO.LATCH[n] register is unexpectedly set to 1 (Latched).

#### **Conditions**

Set GPIO.PIN\_CNF[n].SENSE at low level (3) at the same time as PIN\_CNF[n].INPUT is set to Connect (0).

#### Consequences

The GPIO.LATCH[n] register is set to 1 (Latched). This could have side effects, depending on how the chip is configured to use this LATCH register.

#### Workaround

Always configure PIN\_CNF[n].INPUT before PIN\_CNF[n].SENSE.

# 3.39 [212] SAADC: Events are not generated when switching from scan mode to no-scan mode with burst enabled

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

4413\_416 v1.8 31 NO

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

SAADC stops working.

#### **Conditions**

Any of the following:

- Switching from multiple channels to single channel when BURST is disabled and acquisition time < 10
  μs.</li>
- Switching from multiple channels to single channel when BURST is enabled.

#### Consequences

SAADC does not generate the expected events.

#### Workaround

Execute the following code before changing the channel configuration:

```
volatile uint32_t temp1;
volatile uint32_t temp2;
volatile uint32_t temp3;

temp1 = *(volatile uint32_t *)0x40007640ul;
temp2 = *(volatile uint32_t *)0x40007644ul;
temp3 = *(volatile uint32_t *)0x40007648ul;

*(volatile uint32_t *)0x40007FFCul = 0ul;
*(volatile uint32_t *)0x40007FFCul;
*(volatile uint32_t *)0x40007FFCul = 1ul;

*(volatile uint32_t *)0x40007640ul = temp1;
*(volatile uint32_t *)0x40007644ul = temp2;
*(volatile uint32_t *)0x40007648ul = temp3;
```

After the workaround is executed, the SAADC configuration is reset. Before use all registers must be configured again.

## 3.40 [213] WDT: WDT configuration is cleared when entering system OFF

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

WDT configuration has been cleared when device wakes from System OFF.



#### **Conditions**

Always.

#### Consequences

WDT does not resume function as expected.

#### Workaround

Reconfigure WDT after wake-up from System OFF.

### 3.41 [214] SPIS: Incorrect data transferred

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Wrong data is transferred.

#### **Conditions**

If SPIS is disabled while CSN is asserted.

#### Consequences

Unsent byte from previous transmission is transferred as first byte of new transmission.

#### Workaround

After disabling the SPISn instance (writing SPISn->ENABLE = SPIS\_ENABLE\_ENABLE\_Disable), apply the following code:

```
*(volatile uint32_t *) (NRF_SPISn_BASE + 0xA4ul) = 1ul;
*(volatile uint32_t *) (NRF_SPISn_BASE + 0xACul) = 1ul;
```

### 3.42 [215] QSPI: Reading QSPI registers after XIP might halt CPU

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

CPU halts.

#### **Conditions**

Init and start QSPI, use XIP, then write to or read any QSPI register with an offset above 0x600.



#### Consequences

CPU halts.

#### Workaround

Trigger QSPI TASKS\_ACTIVATE after XIP is used and wait for QSPI EVENTS\_READY before accessing any QSPI register with an offset above 0x600.

### 3.43 [216] QSPI: Race condition occurs in XIP

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Data read from the XIP area is incorrect.

#### **Conditions**

Code that is executing from internal flash memory or RAM reads data located in the XIP region. The read performs two consecutive LDR instructions from XIP addresses where the result of the first LDR instruction is used as the address of the second LDR. This occurs, for example, when dereferencing a pointer located in the XIP addresses.

#### Consequences

Data read from the XIP area is incorrect.

#### Workaround

To avoid the race condition, perform one of the following:

- Copy the read-only data into internal RAM before accessing it using the memcpy() function.
- Place the read-only data in internal flash memory in the linker script at compile time.

## 3.44 [218] NFCT: Frame delay timing is too short after SLP REQ

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Reader may not accept the response from the tag.

#### **Conditions**

The time between SLP\_REQ and ALL\_REQ sent by the Reader is shorter than the time configured in FRAMEDELAYMAX.



#### Consequences

The protocol timing is violated and a Reader may not accept the response from the tag.

#### Workaround

Ensure that FRAMEDELAYMAX is set to the default value when the NFCT is in states IDLE or SLEEP\_A. The workaround is included in nRF5 SDK v16.0

### 3.45 [219] TWIM: I2C timing spec is violated at 400 kHz

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The low period of the SCL clock is too short to meet the I2C specification at 400 kHz. The actual low period of the SCL clock is 1.25  $\mu$ s while the I2C specification requires the SCL clock to have a minimum low period of 1.3  $\mu$ s.

#### **Conditions**

Using TWIM at 400 kHz.

#### Consequences

TWI communication might not work at 400 kHz with I2C compatible devices.

#### Workaround

If communication does not work at 400 kHz with an I2C compatible device that requires the SCL clock to have a minimum low period of 1.3  $\mu$ s, use 390 kHz instead of 400kHz by writing 0x06200000 to the FREQUENCY register. With this setting, the SCL low period is greater than 1.3  $\mu$ s.

### 3.46 [228] RADIO: No interrupt is generated for SYNC event

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Interrupt Service Routine (ISR) for the SYNC event does not run.

#### **Conditions**

Always.

#### Consequences

ISR for the SYNC event does not run.



Connect the SYNC event to an EGU task through a PPI channel. Handle the interrupt in the corresponding EGU ISR.

### 3.47 [233] NVMC: NVMC READYNEXT not generated

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

When executing from NVM and performing an NVM operation, READYNEXT might not be asserted. If the program is waiting for READYNEXT, the program stops executing.

#### **Conditions**

When executing from NVM. Using READYNEXT when executing from RAM is not affected.

#### Consequences

READYNEXT should not be used when executing from NVM.

#### Workaround

Use READY instead. Using READY instead of READYNEXT has no penalty when executing from NVM.

### 3.48 [236] RADIO: Conversion formulas for RADIO energy related values incorrect in PS

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Conversion between hardware value and dBm in the Product Specification RADIO chapter is incorrect

#### **Conditions**

**Always** 

#### Consequences

The calculated value is not correct

#### Workaround

Conversion between hardware value and dBm:  $PRF[dBm] = ED_RSSIOFFS + VALHARDWARE$  Conversion between hardware value and 802.15.4 units (0-255):  $PRF[802.15.4 \text{ units}] = MIN(ED_RSSISCALE \times VALHARDWARE, 255)$ 



## 3.49 [237] SAADC: TASKS\_CALIBRATEOFFSET shall only be used before TASKS\_START or after EVENTS\_END

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Unexpected samples are written to RAM.

#### **Conditions**

TASKS CALIBRATEOFFSET is triggered between TASKS START and EVENTS END.

#### Workaround

TASKS\_CALIBRATEOFFSET shall be used only before TASKS\_START or after EVENTS\_END.

### 3.50 [241] SAADC: Static 400 $\mu A$ current after SAADC is disabled

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Static current consumption between 400  $\mu A$  and 450  $\mu A$  occurs.

#### **Conditions**

SAADC is disabled after sampling with BURST when multiple channels have been enabled.

#### Consequences

Current consumption is higher than expected.



Execute the following code after disabling SAADC:

```
volatile uint32_t temp1;
volatile uint32_t temp2;
volatile uint32_t temp3;

temp1 = *(volatile uint32_t *)0x40007640ul;
temp2 = *(volatile uint32_t *)0x40007644ul;
temp3 = *(volatile uint32_t *)0x40007648ul;

*(volatile uint32_t *)0x40007FFCul = 0ul;
*(volatile uint32_t *)0x40007FFCul = 1ul;

*(volatile uint32_t *)0x40007FFCul = 1ul;

*(volatile uint32_t *)0x40007640ul = temp1;
*(volatile uint32_t *)0x40007644ul = temp2;
*(volatile uint32_t *)0x40007648ul = temp3;
```

After the workaround is executed, the SAADC configuration is reset and all registers must be configured again.

## 3.51 [242] NVMC: NVMC operations during POFWARN cause the CPU to hang

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The CPU hangs.

#### **Conditions**

NVMC write or erase operation when POFWARN is asserted, and with low probability when POFWARN is asserted while an NVMC write or erase operation is ongoing.

#### Consequences

Code execution is halted.

#### Workaround

Disable POFWARN by writing POFCON before a write or erase operation. Do not attempt to write or erase if EVENTS\_POFWARN is already asserted.



### 3.52 [243] RADIO: T\_IFS is inaccurate with Bluetooth Long Range

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The measured T IFS is inaccurate for LE Coded PHY.

#### **Conditions**

Using default values of the TIFS register.

#### Consequences

T\_IFS does not meet the accuracy required by the Bluetooth specification.

#### Workaround

Depending on the mode of the received packet and the mode selected for the next transmission, update the TIFS register with the following values:

- RX: mode 6 (S=2), TX: mode 6 (S=2): 144
- RX: mode 5 (S=8), TX: mode 5 (S=8): 149
- RX: mode 5 (S=8), TX: mode 6 (S=2): 139
- RX: mode 6 (S=2), TX: mode 5 (S=8): 154

The TIFS register must be updated before the DISABLED event from the receive packet. Otherwise, the new value is not taken into account for the next transmission. The rate of the last received packet can be found in the CISTAT field of the PDUSTAT register. The CISTAT field is updated approximately 1 µs after the ADDRESS event. The SoftDevice, Zephyr Controller subsystem (Zephyr and nRF Connect SDK), and SoftDevice Controller subsystem (nRF Connect SDK) are not affected by this errata.

## 3.53 [244] QSPI: External flash and QSPI returns erroneous data when the SoftDevice is running

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Data transfer to and from external Flash with QSPI is corrupted.

#### **Conditions**

HF clock source is switching between HFXO and HFINT.

#### Consequences

Wrong data is read or written

Ensure that the clock source is not switched during the QSPI operations. For example, force the HFXO enabled when SoftDevice is used by calling sd\_clock\_hfclk\_request() after sd\_softdevice\_enable() during QSPI operations.

### 3.54 [245] RADIO: CRC is wrong when data whitening is enabled and address field is included in CRC calculation

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

CRC failures are reported.

#### **Conditions**

In RX, if data whitening is enabled and the CRC checker is configured to take the address field into CRC calculations.

#### Consequences

CRC failures are reported though received packet contents are good.

### 3.55 [246] System: Intermittent extra current consumption when going to sleep

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Extra current consumption in the range of 350 µA when in System On Idle.

#### **Conditions**

A high-speed peripheral (CPU, CRYPTOCELL, USB, or CTRL-AP) accesses a RAM block which is being accessed by a low-speed peripheral through the DMA bus with a specific timing, and the high-speed peripheral has higher priority than the low-speed peripheral.

#### Consequences

Extra current consumption in System On Idle.

#### Workaround

Apply the following code after any reset:

\*(volatile uint32\_t \*)0x4007AC84ul = 0x00000002ul;



Workaround consequences: Up to 40 µA current increase when the 16 MHz clock is used.

### 3.56 [248] RADIO: Reading DTX in MODECNFO gives incorrect value

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

Reading DTX in MODECNF0 gives incorrect value.

#### **Conditions**

Always.

#### Consequences

Reading MODECNFO.DTX field returns wrong value.

#### Workaround

Treat MODECNFO.DTX field as write only.

## 3.57 [252] SAADC: Unexpected behavior when TASKS\_CALIBRATEOFFSET is used during sampling

This anomaly applies to Revision 1, build codes CKAA-Cx0, QIAA-Cx0.

It was inherited from the previous IC revision Engineering C.

#### **Symptoms**

The EasyDMA results buffer in RAM has incorrect values.

#### **Conditions**

TASKS\_CALIBRATEOFFSET is run after TASKS\_START and before EVENTS\_END.

#### Consequences

Incorrect values are stored in RAM.

#### Workaround

Run TASKS\_CALIBRATEOFFSET before TASKS\_START or after EVENTS\_END.

