# nRF52811 Revision 2

Errata v1.2



### **Contents**

1	nRF52811 Revision 2 Errata.	4
2	Revision history.	5
3	New and inherited anomalies.	8
	3.1 [15] POWER: RAM[x].POWERSET/CLR read as zero	. 9
	3.2 [20] RTC: Register values are invalid	10
	3.3 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset	
	3.4 [36] CLOCK: Some registers are not reset when expected	11
	3.5 [66] TEMP: Linearity specification not met with default settings	11
	3.6 [68] CLOCK: EVENTS_HFCLKSTARTED can be generated before HFCLK is stable	12
	3.7 [77] CLOCK: RC oscillator is not calibrated when first started	13
	3.8 [78] TIMER: High current consumption when using timer STOP task only	13
	3.9 [81] GPIO: PIN_CNF is not retained when in debug interface mode	14
	3.10 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a transaction	14
	3.11 [88] WDT: Increased current consumption when configured to pause in System ON idle	14
	3.12 [136] System: Bits in RESETREAS are set when they should not be	15
	3.13 [153] RADIO: RSSI parameter adjustment	16
	3.14 [155] GPIOTE: IN event may occur more than once on input edge	16
	3.15 [156] GPIOTE: Some CLR tasks give unintentional behavior	17
	3.16 [173] GPIO: Writes to LATCH register take several CPU cycles to take effect	18
	3.17 [176] System: Flash erase through CTRL-AP fails due to watchdog time-out	18
	3.18 [179] RTC: COMPARE event is generated twice from a single RTC compare match	19
	3.19 [183] PWM: False SEQEND[0] and SEQEND[1] events	19
	3.20 [184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted	20
	3.21 [210] GPIO: Bits in GPIO LATCH register are incorrectly set to 1	20 20
	3.22 [212] SAADC: Events are not generated when switching from scan mode to no-scan mode	20
	with burst enabled	21
	3.23 [213] WDT: WDT configuration is cleared when entering system OFF	21
	3.24 [217] RAM: RAM calibration values are not correctly loaded from FICR at reset	22
	3.25 [219] TWIM: I2C timing spec is violated at 400 kHz	22
	3.26 [228] RADIO: No interrupt is generated for SYNC event	23
	3.27 [232] FICR: IEEE 802.15.4 RADIO disabling time is too long	23
	3.28 [236] RADIO: Conversion formulas for RADIO energy related values incorrect in PS	24
	3.29 [237] SAADC: TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after	
	EVENTS_END	25
	3.30 [241] SAADC: Static 400 µA current after SAADC is disabled	25
	3.31 [242] NVMC: NVMC operations during POFWARN cause the CPU to hang	26
	3.32 [245] RADIO: CRC is wrong when data whitening is enabled and address field is included in	
	CRC calculation	27
	3.33 [246] System: Intermittent extra current consumption when going to sleep	27
	3.34 [248] RADIO: Reading DTX in MODECNFO gives incorrect value	28
	3.35 [252] SAADC: Unexpected behavior when TASKS_CALIBRATEOFFSET is used during sampling.	28
	3.36 [258] RADIO: PHYEND event is delayed for some AoA and AoD configurations	28
	3.37 [262] POWER: CPU does not resume execution after CPU IDLE	29
	3.38 [263] CCM: On-the-fly decryption fails for direction finding packets	30
4	New and inherited configurations.	31
-		
	4.1 [249] DIF: Access port protection needs software interface configuration	31



4.2 [257] RADIO: External PAs, FEMs, and LNAs need additional Radio configuration	32
---	----



### 1 nRF52811 Revision 2 Errata

This Errata document contains anomalies and configurations for the nRF52811 chip, Revision 2 (QFAA-Bxx, QCAA-Bxx, CAAA-Bxx).

The document indicates which anomalies are fixed, inherited, or new compared to Revision 1.



### 2 Revision history

See the following list for an overview of changes from previous versions of this document.

Version	Date	Change
nRF52811 Revision 2 v1.2	05.06.2023	<ul> <li>Added: No. 241. "Static 400 μA current after SAADC is disabled"</li> <li>Added: No. 262. "CPU does not resume execution after CPU IDLE"</li> <li>Added: No. 263. "On-the-fly decryption fails for direction finding packets"</li> <li>Updated: No. 246. "Intermittent extra current consumption when going to sleep"</li> </ul>
nRF52811 Revision 2 v1.1	09.02.2022	Added: No. 258. "PHYEND event is delayed for some AoA and AoD configurations"



Version	Date	Change	
nRF52811	13.12.2021	Added: No. 15. "RAM[x].POWERSET/CLR read as zero"	
Revision 2 v1.0		Added: No. 20. "Register values are invalid"	
		Added: No. 31. "Calibration values are not correctly loaded from FICR	
		at reset"	
		Added: No. 36. "Some registers are not reset when expected"	
		Added: No. 66. "Linearity specification not met with default settings"	
		<ul> <li>Added: No. 68. "EVENTS_HFCLKSTARTED can be generated before HFCLK is stable"</li> </ul>	
		Added: No. 77. "RC oscillator is not calibrated when first started"	
		Added: No. 78. "High current consumption when using timer STOP task only"	
		<ul> <li>Added: No. 81. "PIN_CNF is not retained when in debug interface mode"</li> </ul>	
		<ul> <li>Added: No. 83. "STOPPED event occurs twice if the STOP task is triggered during a transaction"</li> </ul>	
		Added: No. 88. "Increased current consumption when configured to pause in System ON idle"	
		Added: No. 136. "Bits in RESETREAS are set when they should not be	
		Added: No. 153. "RSSI parameter adjustment"	
		Added: No. 155. "IN event may occur more than once on input edge"	
		Added: No. 156. "Some CLR tasks give unintentional behavior"	
		• Added: No. 173. "Writes to LATCH register take several CPU cycles to take effect"	
		Added: No. 176. "Flash erase through CTRL-AP fails due to watchdog time-out"	
		Added: No. 179. "COMPARE event is generated twice from a single RTC compare match"	
		Added: No. 183. "False SEQEND[0] and SEQEND[1] events"	
		Added: No. 184. "Erase or write operations from the external debugger fail when CPU is not halted"	
		Added: No. 210. "Bits in GPIO LATCH register are incorrectly set to 1"	
		Added: No. 212. "Events are not generated when switching from scan mode to no-scan mode with burst enabled"	
		Added: No. 213. "WDT configuration is cleared when entering system OFF"	
		Added: No. 217. "RAM calibration values are not correctly loaded from FICR at reset"	
		Added: No. 219. "I2C timing spec is violated at 400 kHz"	
		Added: No. 228. "No interrupt is generated for SYNC event"	
		Added: No. 232. "IEEE 802.15.4 RADIO disabling time is too long"	
		Added: No. 236. "Conversion formulas for RADIO energy related values incorrect in PS"	
		Added: No. 237. "TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after EVENTS_END"	
		Added: No. 242. "NVMC operations during POFWARN cause the CPU to hang"	
		<ul> <li>Added: No. 245. "CRC is wrong when data whitening is enabled and address field is included in CRC calculation"</li> </ul>	



Version	Date	Change
		<ul> <li>Added: No. 246. "Intermittent extra current consumption when going to sleep"</li> <li>Added: No. 248. "Reading DTX in MODECNF0 gives incorrect value"</li> </ul>
		<ul> <li>Added: No. 252. "Unexpected behavior when TASKS_CALIBRATEOFFSET is used during sampling"</li> </ul>
		<ul> <li>Added: No. 249. "Access port protection needs software interface configuration"</li> </ul>
		Added: No. 257. "External PAs, FEMs, and LNAs need additional Radio configuration"



### 3

### New and inherited anomalies

The following anomalies are present in Revision 2 of the nRF52811 chip.

ID	Module	Description	Inherited from Revision 1
15	POWER	RAM[x].POWERSET/CLR read as zero	X
20	RTC	Register values are invalid	X
31	CLOCK	Calibration values are not correctly loaded from FICR at reset	X
36	CLOCK	Some registers are not reset when expected	X
66	TEMP	Linearity specification not met with default settings	X
68	CLOCK	EVENTS_HFCLKSTARTED can be generated before HFCLK is stable	X
77	CLOCK	RC oscillator is not calibrated when first started	X
78	TIMER	High current consumption when using timer STOP task only	X
81	GPIO	PIN_CNF is not retained when in debug interface mode	X
83	TWIS	STOPPED event occurs twice if the STOP task is triggered during a transaction	X
88	WDT	Increased current consumption when configured to pause in System ON idle	Х
136	System	Bits in RESETREAS are set when they should not be	X
153	RADIO	RSSI parameter adjustment	X
155	GPIOTE	IN event may occur more than once on input edge	Х
156	GPIOTE	Some CLR tasks give unintentional behavior	X
173	GPIO	Writes to LATCH register take several CPU cycles to take effect	X
176	System	Flash erase through CTRL-AP fails due to watchdog time-out	X
179	RTC	COMPARE event is generated twice from a single RTC compare match	Х
183	PWM	False SEQEND[0] and SEQEND[1] events	X
184	NVMC	Erase or write operations from the external debugger fail when CPU is not halted	X
210	GPIO	Bits in GPIO LATCH register are incorrectly set to 1	X
212	SAADC	Events are not generated when switching from scan mode to no- scan mode with burst enabled	X
213	WDT	WDT configuration is cleared when entering system OFF	X
217	RAM	RAM calibration values are not correctly loaded from FICR at reset	Х
219	TWIM	I2C timing spec is violated at 400 kHz	X



ID	Module	Description	Inherited from Revision 1
228	RADIO	No interrupt is generated for SYNC event	Х
232	FICR	IEEE 802.15.4 RADIO disabling time is too long	Х
236	RADIO	Conversion formulas for RADIO energy related values incorrect in PS	Х
237	SAADC	TASKS_CALIBRATEOFFSET shall only be used before TASKS_START or after EVENTS_END	Х
241	SAADC	Static 400 µA current after SAADC is disabled	Х
242	NVMC	NVMC operations during POFWARN cause the CPU to hang	X
245	RADIO	CRC is wrong when data whitening is enabled and address field is included in CRC calculation	X
246	System	Intermittent extra current consumption when going to sleep	Х
248	RADIO	Reading DTX in MODECNF0 gives incorrect value	Х
252	SAADC	Unexpected behavior when TASKS_CALIBRATEOFFSET is used during sampling	Х
258	RADIO	PHYEND event is delayed for some AoA and AoD configurations	Х
262	POWER	CPU does not resume execution after CPU IDLE	Х
263	ССМ	On-the-fly decryption fails for direction finding packets	Х

Table 1: New and inherited anomalies

### 3.1 [15] POWER: RAM[x].POWERSET/CLR read as zero

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

RAM[x].POWERSET and RAM[x].POWERCLR read as zero, even though the RAM is on.

#### **Conditions**

Always.

#### Consequences

Not possible to read the RAM state using RAM[x].POWERSET and RAM[x].POWERCLR registers. Write works as it should.

#### Workaround

Use RAM[x].POWER to read the state of the RAM.



### 3.2 [20] RTC: Register values are invalid

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

RTC registers will not contain the correct/expected value if read.

#### **Conditions**

The RTC has been idle.

#### Consequences

RTC configuration cannot be determined by reading RTC registers.

#### Workaround

Execute the below code before you use RTC.

```
NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
NRF_CLOCK->TASKS_LFCLKSTART = 1;
while (NRF_CLOCK->EVENTS_LFCLKSTARTED == 0) {}
NRF_RTCO->TASKS_STOP = 0;
```

### 3.3 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

RCOSC32KICALLENGTH is initialized with the wrong FICR value.

#### **Conditions**

Always.

#### Consequences

RCOSC32KICALLENGTH default value is wrong.



#### Workaround

Execute the following code after reset:

```
*(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
```

This code is already present in the latest system nrf52.c file.

### 3.4 [36] CLOCK: Some registers are not reset when expected

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

After watchdog timeout reset, CPU lockup reset, soft reset, or pin reset, the following CLOCK peripheral registers are not reset:

- CLOCK->EVENTS\_DONE
- CLOCK->EVENTS\_CTTO
- CLOCK->CTIV

#### **Conditions**

After watchdog timeout reset, CPU Lockup reset, soft reset, and pin reset.

#### Consequences

Register reset values might be incorrect. It may cause undesired interrupts in case of enabling interrupts without clearing the DONE or CTTO events.

#### Workaround

Clear affected registers after reset. This workaround has already been added into system\_nrf52.c file. This workaround has already been added into system\_nrf52840.c file present in MDK 8.11.0 or later.

# 3.5 [66] TEMP: Linearity specification not met with default settings

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

TEMP module provides non-linear temperature readings over the specified temperature range.



#### **Conditions**

Always.

#### Consequences

TEMP module returns out of spec temperature readings.

#### Workaround

Execute the following code after reset:

```
NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
NRF TEMP->A2 = NRF FICR->TEMP.A2;
NRF TEMP->A3 = NRF FICR->TEMP.A3;
NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
NRF TEMP->A5 = NRF FICR->TEMP.A5;
NRF TEMP->B0 = NRF FICR->TEMP.B0;
NRF TEMP->B1 = NRF FICR->TEMP.B1;
NRF TEMP->B2 = NRF FICR->TEMP.B2;
NRF TEMP->B3 = NRF_FICR->TEMP.B3;
NRF TEMP->B4 = NRF FICR->TEMP.B4;
NRF TEMP->B5 = NRF FICR->TEMP.B5;
NRF TEMP->T0 = NRF FICR->TEMP.T0;
NRF TEMP->T1 = NRF FICR->TEMP.T1;
NRF TEMP->T2 = NRF FICR->TEMP.T2;
NRF TEMP->T3 = NRF FICR->TEMP.T3;
NRF TEMP->T4 = NRF FICR->TEMP.T4;
```

This code is already present in the latest system\_nrf52.c file and in the system\_nrf52840.c file released in MDK 8.12.0.

# 3.6 [68] CLOCK: EVENTS\_HFCLKSTARTED can be generated before HFCLK is stable

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

EVENTS HFCLKSTARTED may come before HFXO is started.

#### **Conditions**

When using a 32 MHz crystal with start-up longer than 400  $\mu$ s.

#### Consequences

Performance of radio and peripheral requiring HFXO will be degraded until the crystal is stable.



#### Workaround

32 MHz crystal oscillator startup time must be verified by the user. If the worst-case startup time is shorter than 400  $\mu$ s, no workaround is required. If the startup time can be longer than 400  $\mu$ s, the software must ensure, using a timer, that the crystal has had enough time to start up before using peripherals that require the HFXO. The Radio requires the HFXO to be stable before use. The ADC, TIMERs, and TEMP sensor for example can use the HFXO as a reference for improved accuracy.

### 3.7 [77] CLOCK: RC oscillator is not calibrated when first started

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

The LFCLK RC oscillator frequency can have a frequency error of up to -25 to +40% after reset. A +/- 2% error is stated in the Product Specification.

#### **Conditions**

Always.

#### Consequences

The LFCLK RC oscillator frequency is inaccurate.

#### Workaround

Calibrate the LFCLK RC oscillator before its first use after a reset.

### 3.8 [78] TIMER: High current consumption when using timer STOP task only

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

Increased current consumption when the timer has been running and the STOP task is used to stop it.

#### **Conditions**

The timer has been running (after triggering a START task) and then it is stopped using a STOP task only.

#### Consequences

Increased current consumption.



#### Workaround

Use the SHUTDOWN task after the STOP task or instead of the STOP task.

### 3.9 [81] GPIO: PIN\_CNF is not retained when in debug interface mode

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

GPIO pin configuration is reset on wakeup from System OFF.

#### **Conditions**

The system is in debug interface mode.

#### Consequences

GPIO state unreliable until PIN\_CNF is reconfigured.

### 3.10 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a transaction

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### Symptoms

STOPPED event is set after clearing it.

#### **Conditions**

The STOP task is triggered during a transaction.

#### Consequences

STOPPED event occurs twice: When the STOP task is fired and when the master issues a stop condition on the bus. This could provoke an extra interrupt or a failure in the TWIS driver.

#### Workaround

The last STOPPED event must be accounted for in software.

### 3.11 [88] WDT: Increased current consumption when configured to pause in System ON idle

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

NORDIC\*

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

Using the mode where watchdog is paused in CPU Idle, the current consumption jumps from 3  $\mu A$  to 400  $\mu A$ .

#### **Conditions**

When we enable WDT with the CONFIG option to pause when CPU sleeps:

```
NRF_WDT->CONFIG = (WDT_CONFIG_SLEEP_Pause<<WDT_CONFIG_SLEEP_Pos);</pre>
```

#### Consequences

Reduced battery life.

#### Workaround

Do not enter System ON IDLE within 125  $\mu$ s after reloading the watchdog.

### 3.12 [136] System: Bits in RESETREAS are set when they should not be

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### Symptoms

After pin reset, RESETREAS bits other than RESETPIN might also be set.

#### **Conditions**

A pin reset has triggered.

#### Consequences

If the firmware evaluates RESETREAS, it might take the wrong action.

#### Workaround

When RESETREAS shows a pin reset (RESETPIN), ignore other reset reason bits.

**Important:** RESETREAS bits must be cleared between resets.

Apply the following code after any reset:

```
if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk) {
   NRF_POWER->RESETREAS = ~POWER_RESETREAS_RESETPIN_Msk;
}
```



This workaround is implemented in MDK version 8.13.0 and later.

### 3.13 [153] RADIO: RSSI parameter adjustment

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

RSSI changes over temperature.

#### **Conditions**

Temperature  $\leq +10^{\circ}$ C or  $> +30^{\circ}$ C.

#### Consequences

RSSI parameter not within specified accuracy.

#### Workaround

Add the following compensation to the RSSI sample value based on temperature measurement (the onchip TEMP peripheral can be used to measure temperature):

- For TEMP ≤ -30°C, RSSISAMPLE = RSSISAMPLE +3
- For TEMP > -30°C and TEMP ≤ -10°C, RSSISAMPLE = RSSISAMPLE +2
- For TEMP > -10°C and TEMP ≤ +10°C, RSSISAMPLE = RSSISAMPLE +1
- For TEMP >  $+10^{\circ}$ C and TEMP  $\leq +30^{\circ}$ C, RSSISAMPLE = RSSISAMPLE + 0
- For TEMP > +30°C and TEMP ≤ +50°C, RSSISAMPLE = RSSISAMPLE 1
- For TEMP > +50°C and TEMP ≤ +70°C, RSSISAMPLE = RSSISAMPLE 2
- For TEMP > +70°C, RSSISAMPLE = RSSISAMPLE 3

# 3.14 [155] GPIOTE: IN event may occur more than once on input edge

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

IN event occurs more than once on an input edge.

#### **Conditions**

Input signal edges are closer together than 1.3 µs or >= 750 kHz for a periodic signal.

#### Consequences

Tasks connected through PPI or SHORTS to this event might be triggered twice.



#### Workaround

Apply the following code when any GPIOTE channel is configured to generate an IN event on edges that can occur within 1.3  $\mu$ s of each other:

```
*(volatile uint32_t *)(NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) = 1;
```

**Important:** A clock is kept on by the workaround and must be reverted to avoid higher current consumption when GPIOTE is not in use, using the following code:

```
*(volatile uint32_t *)(NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) = 0;
```

### 3.15 [156] GPIOTE: Some CLR tasks give unintentional behavior

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

One of the following symptoms may occur:

- · Current consumption is high when entering IDLE.
- Latency for detection changes on inputs connected to GPIOTE channels is becoming longer than expected.

#### **Conditions**

The following tasks are in use:

Address	GPIOTE task
0x060	TASKS_CLR[0]
0x068	TASKS_CLR[2]
0x070	TASKS_CLR[4]
0x078	TASKS_CLR[6]

#### Consequences

Experiencing high current consumption during System ON Idle, or too long time from external event to internal triggering of PPI event and/or IRQ from GPIOTE.

#### Workaround

Instead of using TASKS\_CLR[n], set CONFIG[n].POLARITY to HiToLo and trigger TASKS\_OUT[n], with n = 0, 2, 4, 6.



### 3.16 [173] GPIO: Writes to LATCH register take several CPU cycles to take effect

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

A bit in the LATCH register reads '1' even after clearing it by writing '1'.

#### **Conditions**

Reading the LATCH register right after writing to it.

#### Consequences

Old value of the LATCH register is read.

#### Workaround

Have at least 3 CPU cycles of delay between the write and the subsequent read to the LATCH register. This can be achieved by having 3 dummy reads to the LATCH register.

### 3.17 [176] System: Flash erase through CTRL-AP fails due to watchdog time-out

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

Full flash erase through CTRL-AP is not successful.

#### **Conditions**

WDT is enabled.

#### Consequences

Flash is not erased. If the device has a WDT time-out less than 1 ms and is readback-protected through UICR.APPROTECT, there is a risk of permanently preventing the erasing of the flash.

#### Workaround

Try again.



## 3.18 [179] RTC: COMPARE event is generated twice from a single RTC compare match

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

Tasks connected to RTC COMPARE event through PPI are triggered twice per compare match.

#### **Conditions**

RTC registers are being accessed by CPU while RTC is running.

#### Consequences

Tasks connected to RTC COMPARE event through PPI are triggered more often than expected.

#### Workaround

Do not access the RTC registers, including the COMPARE event register, from CPU while waiting for the RTC COMPARE event. Note that CPU interrupt from this event can still be enabled.

### 3.19 [183] PWM: False SEQEND[0] and SEQEND[1] events

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

False SEQEND[0] and SEQEND[1] events are being generated.

#### **Conditions**

Any of the LOOPSDONE\_SEQSTARTn shortcuts are enabled. LOOP register is non-zero and sequence 1 is one value long.

#### Consequences

SEQEND[0] and SEQEND[1] events might falsely trigger other tasks if these are routed through the PPI.

#### Workaround

Avoid using the LOOPSDONE\_SEQSTARTn shortcuts, when LOOP register is non-zero and sequence 1 is one value long.



### 3.20 [184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

The erase or write operation fails or takes longer time than specified.

#### **Conditions**

NVMC erase or write operation initiated using an external debugger. CPU is not halted.

#### Consequences

The NVMC erase or write operation fails or takes longer time than specified.

#### Workaround

Halt the CPU by writing to DHCSR (Debug Halting Control and Status Register) before starting NVMC erase or write operation from the external debugger. See the ARM infocenter to get the details of the DHCSR register.

Programming tools provided by Nordic Semiconductor comply with this.

## 3.21 [210] GPIO: Bits in GPIO LATCH register are incorrectly set to 1

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

The GPIO.LATCH[n] register is unexpectedly set to 1 (Latched).

#### **Conditions**

Set GPIO.PIN\_CNF[n].SENSE at low level (3) at the same time as PIN\_CNF[n].INPUT is set to Connect (0).

#### Consequences

The GPIO.LATCH[n] register is set to 1 (Latched). This could have side effects, depending on how the chip is configured to use this LATCH register.

#### Workaround

Always configure PIN\_CNF[n].INPUT before PIN\_CNF[n].SENSE.



# 3.22 [212] SAADC: Events are not generated when switching from scan mode to no-scan mode with burst enabled

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

SAADC stops working.

#### **Conditions**

Any of the following:

- Switching from multiple channels to single channel when BURST is disabled and acquisition time < 10 us.</li>
- Switching from multiple channels to single channel when BURST is enabled.

#### Consequences

SAADC does not generate the expected events.

#### Workaround

Execute the following code before changing the channel configuration:

```
volatile uint32_t temp1;
volatile uint32_t temp2;
volatile uint32_t temp3;

temp1 = *(volatile uint32_t *)0x40007640ul;
temp2 = *(volatile uint32_t *)0x40007644ul;
temp3 = *(volatile uint32_t *)0x40007648ul;

*(volatile uint32_t *)0x40007FFCul = 0ul;
*(volatile uint32_t *)0x40007FFCul;
*(volatile uint32_t *)0x40007FFCul = 1ul;

*(volatile uint32_t *)0x40007640ul = temp1;
*(volatile uint32_t *)0x40007644ul = temp2;
*(volatile uint32_t *)0x40007648ul = temp3;
```

After the workaround is executed, the SAADC configuration is reset. Before use all registers must be configured again.

# 3.23 [213] WDT: WDT configuration is cleared when entering system OFF

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.



It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

WDT configuration has been cleared when device wakes from System OFF.

#### **Conditions**

Always.

#### Consequences

WDT does not resume function as expected.

#### Workaround

Reconfigure WDT after wake-up from System OFF.

### 3.24 [217] RAM: RAM calibration values are not correctly loaded from FICR at reset

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

RAM calibration value is initialized to the wrong value.

#### **Conditions**

Always.

#### Consequences

Statistical margin to data retention failure when retaining RAM in System OFF is lower than intended for high temperature operating conditions.

Note: This failure has not been reported or reproduced under test at the time of publication.

#### Workaround

Apply the following code after any reset:

```
*(volatile uint32_t *)0x40000EE4ul |= 0x0000000Ful;
```

This workaround is implemented in nRF MDK v8.25.0 and later.

### 3.25 [219] TWIM: I2C timing spec is violated at 400 kHz

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.



#### **Symptoms**

The low period of the SCL clock is too short to meet the I2C specification at 400 kHz. The actual low period of the SCL clock is 1.25  $\mu$ s while the I2C specification requires the SCL clock to have a minimum low period of 1.3  $\mu$ s.

#### **Conditions**

Using TWIM at 400 kHz.

#### Consequences

TWI communication might not work at 400 kHz with I2C compatible devices.

#### Workaround

If communication does not work at 400 kHz with an I2C compatible device that requires the SCL clock to have a minimum low period of 1.3  $\mu$ s, use 390 kHz instead of 400kHz by writing 0x06200000 to the FREQUENCY register. With this setting, the SCL low period is greater than 1.3  $\mu$ s.

### 3.26 [228] RADIO: No interrupt is generated for SYNC event

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

Interrupt Service Routine (ISR) for the SYNC event does not run.

#### **Conditions**

Always.

#### Consequences

ISR for the SYNC event does not run.

#### Workaround

Connect the SYNC event to an EGU task through a PPI channel. Handle the interrupt in the corresponding EGU ISR.

## 3.27 [232] FICR: IEEE 802.15.4 RADIO disabling time is too long

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.



#### **Symptoms**

EVENTS\_DISABLED after TASKS\_DISABLE trigger time is longer than specified.

#### **Conditions**

Devices with date code 2005 and sooner.

#### Consequences

The radio disables in 64 us.

#### Workaround

Apply the following code before configuring the RADIO for 802.15.4 communication:

```
volatile uint32_t save778 = *(uint32_t volatile *)0x40001778ul;
*(uint32_t volatile *)0x40001778ul = (*(uint32_t volatile *)0x40001778ul & 0xFFFFFF00ul) |
0x80000010ul;
volatile uint32_t save72C = *(uint32_t volatile *)0x4000172Cul;
*(uint32_t volatile *)0x4000172Cul = (*(uint32_t volatile *)0x4000172Cul & 0xFFFFFF00ul) |
0x8000004Dul;
```

Apply the following code before configuring the RADIO for any other mode of operation:

```
*(uint32_t volatile *)0x40001778ul = save778;
*(uint32_t volatile *)0x4000172Cul = save72C;
```

### 3.28 [236] RADIO: Conversion formulas for RADIO energy related values incorrect in PS

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

Conversion between hardware value and dBm in the Product Specification RADIO chapter is incorrect

#### **Conditions**

**Always** 

#### Consequences

The calculated value is not correct

#### Workaround

Conversion between hardware value and dBm:  $PRF[dBm] = ED_RSSIOFFS + VALHARDWARE$  Conversion between hardware value and 802.15.4 units (0-255):  $PRF[802.15.4 \text{ units}] = MIN(ED_RSSISCALE \times VALHARDWARE, 255)$ 



### 3.29 [237] SAADC: TASKS\_CALIBRATEOFFSET shall only be used before TASKS\_START or after EVENTS\_END

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

Unexpected samples are written to RAM.

#### **Conditions**

TASKS\_CALIBRATEOFFSET is triggered between TASKS\_START and EVENTS\_END.

#### Workaround

TASKS\_CALIBRATEOFFSET shall be used only before TASKS\_START or after EVENTS\_END.

### 3.30 [241] SAADC: Static 400 $\mu A$ current after SAADC is disabled

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

Static current consumption between 400  $\mu A$  and 450  $\mu A$  occurs.

#### **Conditions**

SAADC is disabled after sampling with BURST when multiple channels have been enabled.

#### Consequences

Current consumption is higher than expected.



#### Workaround

Execute the following code after disabling SAADC:

```
volatile uint32_t temp1;
volatile uint32_t temp2;
volatile uint32_t temp3;

temp1 = *(volatile uint32_t *)0x40007640ul;
temp2 = *(volatile uint32_t *)0x40007644ul;
temp3 = *(volatile uint32_t *)0x40007648ul;

*(volatile uint32_t *)0x40007FFCul = 0ul;
*(volatile uint32_t *)0x40007FFCul = 1ul;

*(volatile uint32_t *)0x40007FFCul = 1ul;

*(volatile uint32_t *)0x40007640ul = temp1;
*(volatile uint32_t *)0x40007644ul = temp2;
*(volatile uint32_t *)0x40007648ul = temp3;
```

After the workaround is executed, the SAADC configuration is reset and all registers must be configured again.

# 3.31 [242] NVMC: NVMC operations during POFWARN cause the CPU to hang

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### Symptoms

The CPU hangs.

#### **Conditions**

NVMC write or erase operation when POFWARN is asserted, and with low probability when POFWARN is asserted while an NVMC write or erase operation is ongoing.

#### Consequences

Code execution is halted.

#### Workaround

Disable POFWARN by writing POFCON before a write or erase operation. Do not attempt to write or erase if EVENTS\_POFWARN is already asserted.



### 3.32 [245] RADIO: CRC is wrong when data whitening is enabled and address field is included in CRC calculation.

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

CRC failures are reported.

#### **Conditions**

In RX, if data whitening is enabled and the CRC checker is configured to take the address field into CRC calculations.

#### Consequences

CRC failures are reported though received packet contents are good.

### 3.33 [246] System: Intermittent extra current consumption when going to sleep

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### Symptoms

Extra current consumption in the range of 350 µA when in System On Idle.

#### **Conditions**

A high-speed peripheral (CPU, CRYPTOCELL, USB, or CTRL-AP) accesses a RAM block which is being accessed by a low-speed peripheral through the DMA bus with a specific timing, and the high-speed peripheral has higher priority than the low-speed peripheral.

#### Consequences

Extra current consumption in System On Idle.

#### Workaround

Apply the following code after any reset:

```
*(volatile uint32_t *)0x4007AC84ul = 0x00000002ul;
```

Workaround consequences: Up to 40  $\mu A$  current increase when the 16 MHz clock is used.



### 3.34 [248] RADIO: Reading DTX in MODECNFO gives incorrect value

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

Reading DTX in MODECNF0 gives incorrect value.

#### **Conditions**

Always.

#### Consequences

Reading MODECNFO.DTX field returns wrong value.

#### Workaround

Treat MODECNFO.DTX field as write only.

# 3.35 [252] SAADC: Unexpected behavior when TASKS\_CALIBRATEOFFSET is used during sampling

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

The EasyDMA results buffer in RAM has incorrect values.

#### **Conditions**

TASKS\_CALIBRATEOFFSET is run after TASKS\_START and before EVENTS\_END.

#### Consequences

Incorrect values are stored in RAM.

#### Workaround

Run TASKS\_CALIBRATEOFFSET before TASKS\_START or after EVENTS\_END.

### 3.36 [258] RADIO: PHYEND event is delayed for some AoA and AoD configurations

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.



It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

The PHYEND event is generated 16 µs too late when compared to the actual end of frame on air.

#### **Conditions**

The RADIO peripheral enables the parsing of CTEInfo from the received packets in Bluetooth Low Energy modes using the CTEINLINECONF register and the received PDU does not contain CTEInfo.

#### Consequences

If protocol timing, for example T\_IFS, is based on the PHYEND event, the device is not compliant.

#### Workaround

Checking the CTEPRESENT event allows software to detect this case. It must then compensate any timing based on the PHYEND event by 16  $\mu$ s.

### 3.37 [262] POWER: CPU does not resume execution after CPU IDLE

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

CPU does not resume execution.

#### **Conditions**

The following conditions are present:

- CPU enters IDLE state between 32 to 48 16 MHz clock cycles before SPIM END event.
- SPIM is the only peripheral preventing System ON IDLE state.
- CPU is configured to resume execution after SPIM END event.
- PPI channels are not configured on the SPIM END event.
- SPIM END START shortcut is not enabled.
- · Constant Latency mode is not enabled.

#### Consequences

CPU does not execute.

#### Workaround

Connect the SPIM END event to an available PPI channel. The PPI channel does not have to be connected to a task end point.



## 3.38 [263] CCM: On-the-fly decryption fails for direction finding packets

This anomaly applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

It was inherited from the previous IC revision Revision 1.

#### **Symptoms**

MICSTATUS reports CheckFail, and decrypted data is wrong.

#### **Conditions**

The header of the received Bluetooth packets has the CP bit set and contains the CTEInfo byte.

#### Consequences

Direction finding packets are incorrectly rejected.

#### Workaround

Replace the PPI connection from RADIO EVENTS\_ADDRESS event to CCM TASKS\_CRYPT with a PPI connection from RADIO EVENTS\_BCMATCH to CCM TASKS\_CRYPT and configure the RADIO register BCC with the value 3.



### 4 New and inherited configurations

The following configurations apply to Revision 2 of the nRF52811 chip.

ID	Module	Description	Inherited from Revision 1
249	DIF	Access port protection needs software interface configuration	
257	RADIO	External PAs, FEMs, and LNAs need additional Radio configuration	

Table 2: Configurations

### 4.1 [249] DIF: Access port protection needs software interface configuration

This configuration applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

#### **Symptoms**

Access port protection (APPROTECT) is enabled by default and must be disabled by software.

#### **Conditions**

After any power-on reset, brownout reset, watchdog timer reset, pin reset, or wake up from System OFF mode if not in debug interface mode.

#### Consequences

The device cannot be debugged or programmed without erasing the non-volatile memory.

#### Workaround

To enable debugging and programming, apply the following code before the start of the application code:

```
NRF_APPROTECT->DISABLE = APPROTECT_DISABLE_DISABLE_SwDisable;
```

To force the disabling of debugging and programming, apply the following code before the start of the application code:

```
NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
```

This workaround is implemented in MDK version 8.40.2 and later.



### 4.2 [257] RADIO: External PAs, FEMs, and LNAs need additional Radio configuration

This configuration applies to Revision 2, build codes QFAA-Bxx, QCAA-Bxx, CAAA-Bxx.

#### **Symptoms**

When transmitting in IEEE802.15.4 mode with an external RF Front End Module (FEM) or Power Amplifier (PA), the power emitted in adjacent RF channels might violate the requirements in section TP/154/PHY24/TRANSMIT-05 of the ZigBee IEEE 802.15.4 Test Specification. When receiving in any radio mode with an external high-gain FEM or Low Noise Amplifier (LNA), the amplified signal might negatively impact the blocking performance of the combination of the nRF52 device and the FEM or LNA.

#### **Conditions**

Operating with an external RF frontend.

#### Workaround

Apply the following code before enabling the RADIO in any radio mode:

```
if (*(volatile uint32_t *) 0x10000330ul != 0xFFFFFFFFul) {
    *(volatile uint32_t *) 0x4000174Cul = *(volatile uint32_t *) 0x10000330ul;
}
```

Apply the following code before enabling the RADIO in 802.15.4 mode:

```
if (*(volatile uint32_t *) 0x10000334ul != 0xFFFFFFFFul) {
    *(volatile uint32_t *) 0x40001584ul = *(volatile uint32_t *) 0x10000334ul;
}
if (*(volatile uint32_t *) 0x10000338ul != 0xFFFFFFFFul) {
    *(volatile uint32_t *) 0x40001588ul = *(volatile uint32_t *) 0x10000338ul;
}
```

If entering another RADIO mode after mode 802.15.4, apply the following code before enabling the RADIO:

```
if (*(volatile uint32_t *) 0x10000334ul != 0xFFFFFFFFul) {
    *(volatile uint32_t *) 0x40001584ul = ((*(volatile uint32_t *) 0x40001584ul) &
0xBFFFFFFul) | 0x00010000ul;
}
if (*(volatile uint32_t *) 0x10000338ul != 0xFFFFFFFFul) {
    *(volatile uint32_t *) 0x40001588ul = ((*(volatile uint32_t *) 0x40001588ul) &
0xBFFFFFFul);
}
```

This workaround is included in nRF Connect SDK 1.7 and later.

