

# nRF52832 Rev 1 Errata v1.6



| Chapter 1: nRF52832 Rev 1 Errata  | 4   |
|---|-----|
| Chapter 2: Change log   | 5   |
| Chapter 3: New and inherited anomalies  |     |
| 3.1 [12] COMP: Reference ladder is not correctly calibrated                                   |     |
| 3.2 [15] POWER: RAM[x].POWERSET/CLR read as zero  |     |
| 3.3 [20] RTC: Register values are invalid   |     |
| 3.4 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset                |     |
| 3.5 [36] CLOCK: Some registers are not reset when expected                                    |     |
| 3.6 [51] I2S: Aligned stereo slave mode does not work   |     |
| 3.7 [54] I2S: Wrong LRCK polarity in Aligned mode   |     |
| 3.8 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP                                |     |
| 3.9 [58] SPIM: An additional byte is clocked out when RXD.MAXCNT = 1                          |     |
| 3.10 [64] NFCT: Only full bytes can be received or transmitted, but supports 4-bit frame      | 1 Z |
| transmit  | 13  |
| 3.11 [66] TEMP: Linearity specification not met with default settings                         |     |
| 3.12 [67] NFCT,PPI: Some events cannot be used with the PPI                                   |     |
| 3.13 [68] CLOCK: EVENTS_HFCLKSTARTED can be generated before HFCLK is stable                  |     |
| 3.14 [72] NFCT,PPI: TASKS_ACTIVATE cannot be used with the PPI                                |     |
| 3.15 [74] SAADC: Started events fires prematurely   |     |
| 3.16 [75] MWU: Increased current consumption  |     |
| 3.17 [76] LPCOMP: READY event is set sooner than it should                                    |     |
| 3.18 [77] CLOCK: RC oscillator is not calibrated when first started                           |     |
| 3.19 [78] TIMER: High current consumption when using timer STOP task only                     |     |
| 3.20 [79] NFCT: A false EVENTS_FIELDDETECTED event occurs after the field is lost             |     |
| 3.21 [81] GPIO: PIN_CNF is not retained when in debug interface mode                          |     |
| 3.22 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a transaction |     |
| 3.23 [84] COMP: ISOURCE not functional  |     |
| 3.24 [86] SAADC: Triggering START task after offset calibration may write a sample to RAM     |     |
| 3.25 [87] CPU: Unexpected wake from System ON Idle when using FPU                             |     |
| 3.26 [88] WDT: Increased current consumption when configured to pause in System ON idle       |     |
| 3.27 [89] TWI: Static 400 μA current while using GPIOTE                                       |     |
| 3.28 [91] RADIO: Radio performance using CSP package version                                  |     |
| 3.29 [97] GPIOTE: High current consumption in System ON Idle mode                             |     |
| 3.30 [101] CLOCK: Sleep current increases after soft reset                                    |     |
| 3.31 [102] RADIO: PAYLOAD/END events delayed or not triggered after ADDRESS                   |     |
| 3.32 [106] RADIO: Higher CRC error rates for some access addresses                            |     |
| 3.33 [107] RADIO: Immediate address match for access addresses containing MSBs 0x00           |     |
| 3.34 [108] RAM: RAM content cannot be trusted upon waking up from System ON Idle or           |     |
| System OFF mode   | 25  |
| 3.35 [109] DMA: DMA access transfers might be corrupted                                       |     |
| 3.36 [113] COMP: Single-ended mode with external reference is not functional                  |     |
| 3.37 [132] CLOCK: The LFRC oscillator might not start   |     |
| 3.38 [136] System: Bits in RESETREAS are set when they should not be                          |     |
| 3.39 [138] RADIO: Spurious emission on GPIO exceeds limits in radiated tests                  |     |



| 3.40 [141] NFCT: HFCLK not stopped when entering SENSE mode                            | 28 |
|--|----|
| 3.41 [143] RADIO: False CRC failures on specific addresses                             |    |
| 3.42 [146] CLOCK: LFRC frequency deviation   | 29 |
| 3.43 [149] TWIM: First clock pulse after clock stretching may be too long or too short |    |
| 3.44 [150] SAADC: EVENT_STARTED does not fire  | 30 |
| 3.45 [155] GPIOTE: IN event may occur more than once on input edge                     | 30 |
| 3.46 [156] GPIOTE: Some CLR tasks give unintentional behavior                          | 31 |
| 3.47 [163] FICR: Code and RAM size fields do not match chip specification              | 32 |
|  |    |

# Chapter 1 nRF52832 Rev 1 Errata

This Errata document contains anomalies for the nRF52832 chip, revision Rev 1 (QFAA-B00, QFAB-B00, CIAA-B00).

The document indicates which anomalies are fixed, inherited, or new compared to revision Engineering C.

# Chapter 2 Change log

See the following list for an overview of changes from previous versions of this document.

| Version                | Date       | Change   |  |  |  |
|------------------------|------------|--|--|--|--|
| nRF52832<br>Rev 1 v1.6 | 12.07.2017 | <ul> <li>Updated: No. 12. "Reference ladder is not correctly calibrated"</li> <li>Updated: No. 66. "Linearity specification not met with default settings"</li> <li>Updated: No. 79. " A false EVENTS_FIELDDETECTED event occurs after the field is lost"</li> <li>Added: No. 102. "PAYLOAD/END events delayed or not triggered after ADDRESS"</li> <li>Added: No. 106. "Higher CRC error rates for some access addresses"</li> <li>Added: No. 107. "Immediate address match for access addresses containing MSBs 0x00"</li> <li>Added: No. 143. "False CRC failures on specific addresses"</li> <li>Added: No. 149. "First clock pulse after clock stretching may be too long or too short"</li> <li>Added: No. 155. "IN event may occur more than once on input edge"</li> <li>Added: No. 163. "Code and RAM size fields do not match chip specification"</li> </ul> |  |  |  |
| nRF52832<br>Rev 1 v1.5 | 21.04.2017 | <ul> <li>Updated: No. 136. "Bits in RESETREAS are set when they should not be"</li> <li>Added: No. 146. "LFRC frequency deviation"</li> <li>Added: No. 150. "EVENT_STARTED does not fire"</li> </ul>   |  |  |  |
| nRF52832<br>Rev 1 v1.4 | 12.01.2017 | <ul> <li>Updated the attachment of No. 109. "DMA access transfers might be corrupted"</li> </ul>   |  |  |  |
| nRF52832<br>Rev 1 v1.3 | 16.12.2016 | <ul> <li>Added: No. 101. "Sleep current increases after soft reset"</li> <li>Added: No. 109. "DMA access transfers might be corrupted"</li> <li>Added: No. 113. "Single-ended mode with external reference is not functional"</li> <li>Added: No. 132. "The LFRC oscillator might not start"</li> <li>Added: No. 136. "Bits in RESETREAS are set when they should not be"</li> <li>Added: No. 138. "Spurious emission on GPIO exceeds limits in radiated tests"</li> <li>Added: No. 141. "HFCLK not stopped when entering SENSE mode"</li> </ul>   |  |  |  |
| nRF52832<br>Rev 1 v1.2 | 28.09.2016 | <ul> <li>Added: No. 108. "RAM content cannot be trusted upon waking up from<br/>System ON Idle or System OFF mode"</li> </ul>  |  |  |  |
| nRF52832<br>Rev 1 v1.1 | 05.07.2016 | <ul> <li>Added: No. 84. "ISOURCE not functional"</li> <li>Added: No. 86. "Triggering START task after offset calibration may write a sample to RAM"</li> <li>Added: No. 87. "Unexpected wake from System ON Idle when using FPU"</li> </ul>  |  |  |  |



| Version                | Date       | Change  |  |  |
|------------------------|------------|---|--|--|
|                        |            | <ul> <li>Added: No. 88. "Increased current consumption when configured to pause in System ON idle"</li> <li>Added: No. 89. "Static 400 µA current while using GPIOTE"</li> <li>Added: No. 91. "Radio performance using CSP package version"</li> <li>Added: No. 97. "High current consumption in System ON Idle mode"</li> </ul>  |  |  |
| nRF52832<br>Rev 1 v1.0 | 17.02.2016 | <ul> <li>Added: No. 12. "Reference ladder is not correctly calibrated"</li> <li>Added: No. 15. "RAM[x].POWERSET/CLR read as zero"</li> <li>Added: No. 20. "Register values are invalid"</li> <li>Added: No. 31. "Calibration values are not correctly loaded from FICR at reset"</li> <li>Added: No. 36. "Some registers are not reset when expected"</li> <li>Added: No. 51. "Aligned stereo slave mode does not work"</li> <li>Added: No. 54. "Wrong LRCK polarity in Aligned mode"</li> <li>Added: No. 55. "RXPTRUPD and TXPTRUPD events asserted after STOP"</li> <li>Added: No. 58. "An additional byte is clocked out when RXD.MAXCNT = 1"</li> <li>Added: No. 64. "Only full bytes can be received or transmitted, but supports 4-bit frame transmit"</li> <li>Added: No. 66. "Linearity specification not met with default settings"</li> <li>Added: No. 68. "EVENTS_HFCLKSTARTED can be generated before HFCLK is stable"</li> <li>Added: No. 72. "TASKS_ACTIVATE cannot be used with the PPI"</li> <li>Added: No. 74. "Started events fires prematurely"</li> <li>Added: No. 76. "Increased current consumption"</li> <li>Added: No. 76. "READY event is set sooner than it should"</li> <li>Added: No. 78. "High current consumption when using timer STOP task only"</li> <li>Added: No. 79. " A false EVENTS_FIELDDETECTED event occurs after the field is lost"</li> <li>Added: No. 81. "PIN_CNF is not retained when in debug interface mode"</li> </ul> |  |  |

# Chapter 3 New and inherited anomalies

The following anomalies are present in revision Rev 1 of the nRF52832 chip.

#### Table 1: New and inherited anomalies

| ID | Module   | Description  | New in<br>Rev 1 | Inherited<br>from<br>Engineering<br>C |
|----|--|--|-----------------|---------------------------------------|
| 12 | СОМР   | Reference ladder is not correctly calibrated   |                 | Х                                     |
| 15 | POWER  | RAM[x].POWERSET/CLR read as zero   |                 | Х                                     |
| 20 | RTC  | Register values are invalid  |                 | Х                                     |
| 31 | CLOCK  | Calibration values are not correctly loaded from FICR at reset                                   |                 | Х                                     |
| 36 | CLOCK  | Some registers are not reset when expected   |                 | Х                                     |
| 51 | 125  | Aligned stereo slave mode does not work  |                 | Х                                     |
| 54 | 125  | Wrong LRCK polarity in Aligned mode  |                 | Х                                     |
| 55 | 125  | RXPTRUPD and TXPTRUPD events asserted after STOP   |                 | Х                                     |
| 58 | SPIM   | An additional byte is clocked out when RXD.MAXCNT = 1  |                 | Х                                     |
| 64 | i4     NFCT     Only full bytes can be received or transmitted, but supports<br>4-bit frame transmit |  |                 | x                                     |
| 66 | ТЕМР   | Linearity specification not met with default settings  |                 | Х                                     |
| 67 | NFCT,PPI   | Some events cannot be used with the PPI  |                 | Х                                     |
| 68 | 3 CLOCK EVENTS_HFCLKSTARTED can be generated before HFCLK is stable                                  |  |                 | X                                     |
| 72 | NFCT,PPI   | TASKS_ACTIVATE cannot be used with the PPI   |                 | Х                                     |
| 74 | SAADC  | Started events fires prematurely   |                 | Х                                     |
| 75 | MWU  | Increased current consumption  |                 | Х                                     |
| 76 | LPCOMP   | READY event is set sooner than it should   |                 | Х                                     |
| 77 | CLOCK  | RC oscillator is not calibrated when first started   |                 | Х                                     |
| 78 | TIMER  | High current consumption when using timer STOP task only   |                 | Х                                     |
| 79 | NFCT         A false EVENTS_FIELDDETECTED event occurs after the field is lost                       |  | x               |                                       |
| 81 | GPIO   | PIN_CNF is not retained when in debug interface mode   |                 | Х                                     |
| 83 | TWIS   | TWIS       STOPPED event occurs twice if the STOP task is triggered during a transaction       y |                 |                                       |
| 84 | СОМР   | ISOURCE not functional   |                 | Х                                     |



| ID  | Module  | Description  |   | Inherited<br>from<br>Engineering<br>C |  |
|-----|---|--|---|---------------------------------------|--|
| 86  | SAADC   | Triggering START task after offset calibration may write a sample to RAM               |   | x                                     |  |
| 87  | CPU   | Unexpected wake from System ON Idle when using FPU                                     |   | Х                                     |  |
| 88  | WDT   | Increased current consumption when configured to pause in System ON idle               |   | x                                     |  |
| 89  | тwi   | Static 400 µA current while using GPIOTE   |   | Х                                     |  |
| 91  | RADIO   | Radio performance using CSP package version  |   | Х                                     |  |
| 97  | GPIOTE  | High current consumption in System ON Idle mode  |   | Х                                     |  |
| 101 | CLOCK   | Sleep current increases after soft reset   |   | Х                                     |  |
| 102 | RADIO   | PAYLOAD/END events delayed or not triggered after<br>ADDRESS                           |   | x                                     |  |
| 106 | RADIO   | Higher CRC error rates for some access addresses                                       |   | Х                                     |  |
| 107 | RADIO   | Immediate address match for access addresses containing<br>MSBs 0x00                   | Х | x                                     |  |
| 108 | RAM   | RAM content cannot be trusted upon waking up from<br>System ON Idle or System OFF mode |   | X                                     |  |
| 109 | 9 DMA DMA access transfers might be corrupted   |  |   | Х                                     |  |
| 113 | СОМР  | Single-ended mode with external reference is not functional                            | Х |                                       |  |
| 132 | CLOCK   | The LFRC oscillator might not start  |   | Х                                     |  |
| 136 | System  | Bits in RESETREAS are set when they should not be                                      |   | Х                                     |  |
| 138 | RADIO   | Spurious emission on GPIO exceeds limits in radiated tests                             | Х |                                       |  |
| 141 | 41         NFCT         HFCLK not stopped when entering SENSE mode  |  |   | Х                                     |  |
| 143 | RADIO   | False CRC failures on specific addresses   | Х | X                                     |  |
| 146 | CLOCK   | LFRC frequency deviation   |   | Х                                     |  |
| 149 | TWIM         First clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too long or too short         Image: Clock pulse after clock stretching may be too short         Image: Clock pulse after clock stretching may be too short         Image: Clock pulse after clock stretching may be too short         Image: Clock p |  | x |                                       |  |
| 150 | SAADC   | EVENT_STARTED does not fire  |   | Х                                     |  |
| 155 | GPIOTE  | IN event may occur more than once on input edge  | X |                                       |  |
| 156 | GPIOTE  | Some CLR tasks give unitentional behaviour   | Х |                                       |  |
| 163 | FICR  | Code and RAM size fields do not match chip specification                               | Х |                                       |  |

# 3.1 [12] COMP: Reference ladder is not correctly calibrated

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.



#### Symptoms

COMP does not compare correctly.

#### Conditions

Always.

#### Consequences

COMP module is unusable.

#### Workaround

Execute the following code before enabling the COMP module:

This workaround is included in MDK version 8.12.0 and later.

# 3.2 [15] POWER: RAM[x].POWERSET/CLR read as zero

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

RAM[x].POWERSET and RAM[x].POWERCLR read as zero, even though the RAM is on.

#### Conditions

Always.

#### Consequences

Not possible to read the RAM state using RAM[x].POWERSET and RAM[x].POWERCLR registers. Write works as it should.

#### Workaround

Use RAM[x].POWER to read the state of the RAM.

### 3.3 [20] RTC: Register values are invalid

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00. It was inherited from the previous IC revision Engineering C.

#### Symptoms

RTC registers will not contain the correct/expected value if read.

#### Conditions

The RTC has been idle.



#### Consequences

RTC configuration cannot be determined by reading RTC registers.

#### Workaround

Execute the below code before you use RTC.

```
NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
NRF_CLOCK->TASKS_LFCLKSTART = 1;
while (NRF_CLOCK->EVENTS_LFCLKSTARTED == 0) {}
NRF_RTCO->TASKS_STOP = 0;
```

### 3.4 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

RCOSC32KICALLENGTH is initialized with the wrong FICR value.

#### Conditions

Always

#### Consequences

RCOSC32KICALLENGTH default value is wrong.

#### Workaround

Execute the following code after reset:

```
*(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) &
0x0000E000) >> 13;
```

This code is already present in the latest system\_nrf52.c file.

#### 3.5 [36] CLOCK: Some registers are not reset when expected

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

After watchdog timeout reset, CPU lockup reset, soft reset, or pin reset, the following CLOCK peripheral registers are not reset:

- CLOCK->EVENTS\_DONE
- CLOCK->EVENTS\_CTTO
- CLOCK->CTIV



#### Conditions

After watchdog timeout reset, CPU Lockup reset, soft reset, and pin reset.

#### Consequences

Register reset values might be incorrect. It may cause undesired interrupts in case of enabling interrupts without clearing the DONE or CTTO events.

#### Workaround

Clear affected registers after reset. This workaround has already been added into system\_nrf52.c file. This workaround has already been added into system\_nrf52840.c file present in MDK 8.11.0 or later.

### 3.6 [51] I2S: Aligned stereo slave mode does not work

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Sample values for the left channel are transmitted twice (for both channels within a frame), sample values for the right channel are lost.

#### Conditions

CONFIG.MODE = SLAVE, CONFIG.CHANNELS = STEREO, CONFIG.FORMAT = ALIGNED.

#### Consequences

Aligned format cannot be used for stereo transmission in Slave mode.

#### Workaround

None.

# 3.7 [54] I2S: Wrong LRCK polarity in Aligned mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

In Aligned mode, left and right samples are swapped.

### Conditions

CONFIG.FORMAT = ALIGNED

#### Consequences

Left and right audio channels are swapped.

#### Workaround

Swap left and right samples in memory.



# 3.8 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The RXPTRUPD event is generated when the STOP task is triggered, even though reception (RX) is disabled. Similarly, the TXPTRUPD event is generated when the STOP task is triggered, even though transmission (TX) is disabled.

#### Conditions

A previous transfer has been performed with RX/TX enabled, respectively.

#### Consequences

The indication that RXTXD.MAXCNT words were received/transmitted is false.

#### Workaround

Ignore the RXPTRUPD and TXPTRUPD events after triggering the STOP task. Clear these events before starting the next transfer.

# 3.9 [58] SPIM: An additional byte is clocked out when RXD.MAXCNT = 1

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

SPIM clocks out additional byte.

#### Conditions

RXD.MAXCNT = 1 TXD.MAXCNT <= 1

#### Consequences

Additional byte is redundant.

#### Workaround

Use the SPI module (deprecated but still available) or use the following workaround with SPIM:

```
/**
 * @brief Work-around for transmitting 1 byte with SPIM.
 *
 * @param spim: The SPIM instance that is in use.
 * @param ppi_channel: An unused PPI channel that will be used by the
workaround.
 * @param gpiote_channel: An unused GPIOTE channel that will be used by
the workaround.
 *
```



```
* @warning Must not be used when transmitting multiple bytes.
* @warning After this workaround is used, the user must reset the PPI
channel and the GPIOTE channel before attempting to transmit multiple
bytes.
*/
void setup workaround for ftpan 58 (NRF SPIM Type * spim, uint32 t
ppi channel, uint32 t gpiote channel)
{
    // Create an event when SCK toggles.
    NRF GPIOTE->CONFIG[gpiote channel] = (
       GPIOTE CONFIG MODE Event <<
       GPIOTE CONFIG MODE Pos
       ) | (
        spim->PSEL.SCK <<</pre>
        GPIOTE CONFIG PSEL Pos
        ) | (
        GPIOTE CONFIG POLARITY Toggle <<
        GPIOTE CONFIG POLARITY Pos
        );
    // Stop the spim instance when SCK toggles.
   NRF PPI->CH[ppi channel].EEP = (uint32 t)&NRF GPIOTE-
>EVENTS IN[gpiote channel];
   NRF PPI->CH[ppi channel].TEP = (uint32 t)&spim->TASKS STOP;
   NRF PPI->CHENSET = 1U << ppi_channel;
   // The spim instance cannot be stopped mid-byte, so it will finish
   // transmitting the first byte and then stop. Effectively ensuring
   // that only 1 byte is transmitted.
}
```

# 3.10 [64] NFCT: Only full bytes can be received or transmitted, but supports 4bit frame transmit

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Data bits are not transmitted, or appear to not be received, if the Frame length is not a multiple of 8 bits (i.e. Frame includes data bits).

#### Conditions

Frame length is not a multiple of 8 bits (bytes only). Exception: 4-bit frame transmit supported.

#### Consequences

Partial bytes cannot be transferred:

- TXD.AMOUNT.TXDATABITS must be 0
- RXD.AMOUNT.RXDATABITS must be 0

#### Workaround

None



# 3.11 [66] TEMP: Linearity specification not met with default settings

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

TEMP module provides non-linear temperature readings over the specified temperature range.

#### Conditions

Always

#### Consequences

TEMP module returns out of spec temperature readings.

#### Workaround

Execute the following code after reset:

| NRF_TEMP->A0 | = | NRF_FICR->TEMP.A0; |
|--------------|---|--------------------|
| NRF TEMP->A1 | = | NRF FICR->TEMP.A1; |
| NRF TEMP->A2 | = | NRF FICR->TEMP.A2; |
| NRF TEMP->A3 | = | NRF FICR->TEMP.A3; |
| NRF TEMP->A4 | = | NRF FICR->TEMP.A4; |
| NRF TEMP->A5 | = | NRF FICR->TEMP.A5; |
| NRF TEMP->B0 | = | NRF FICR->TEMP.B0; |
| NRF TEMP->B1 | = | NRF FICR->TEMP.B1; |
| NRF TEMP->B2 | = | NRF FICR->TEMP.B2; |
| NRF TEMP->B3 | = | NRF FICR->TEMP.B3; |
| NRF TEMP->B4 | = | NRF FICR->TEMP.B4; |
| NRF TEMP->B5 | = | NRF FICR->TEMP.B5; |
| NRF TEMP->T0 | = | NRF FICR->TEMP.T0; |
| NRF TEMP->T1 | = | NRF FICR->TEMP.T1; |
| NRF_TEMP->T2 | = | NRF_FICR->TEMP.T2; |
| NRF TEMP->T3 | = | NRF FICR->TEMP.T3; |
| NRF_TEMP->T4 | = | NRF_FICR->TEMP.T4; |

This code is already present in the latest system\_nrf52.c file and in the system\_nrf52840.c file released in MDK 8.12.0.

# 3.12 [67] NFCT, PPI: Some events cannot be used with the PPI

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The following NFCT events do not trigger tasks when used with the PPI:

- EVENTS\_AUTOCOLRESSTARTED
- EVENTS\_COLLISION
- EVENTS\_SELECTED
- EVENTS\_STARTED



#### Conditions

PPI is used to trigger peripheral tasks using the NFCT events.

#### Consequences

The PPI cannot be used to trigger tasks using the following NFCT events:

- EVENTS\_AUTOCOLRESSTARTED
- EVENTS\_COLLISION
- EVENTS\_SELECTED
- EVENTS\_STARTED

#### Workaround

The EVENTS\_AUTOCOLRESSTARTED cannot be used with the PPI.

Subtract an offset of 0x04 while configuring the PPI event end points for the following NFCT events:

- EVENTS\_COLLISION
- EVENTS SELECTED
- EVENTS\_STARTED

Examples:

```
NRF_PPI->CH[x].EEP = ((uint32_t) &NRF_NFCT->EVENTS_COLLISION) - 0x04;
NRF_PPI->CH[x].EEP = ((uint32_t) &NRF_NFCT->EVENTS_SELECTED) - 0x04;
NRF_PPI->CH[x].EEP = ((uint32_t) &NRF_NFCT->EVENTS_STARTED) - 0x04;
```

# 3.13 [68] CLOCK: EVENTS\_HFCLKSTARTED can be generated before HFCLK is stable

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

EVENTS\_HFCLKSTARTED may come before HFXO is started.

#### Conditions

When using a 32 MHz crystal with start-up longer than 400 µs.

#### Consequences

Performance of radio and peripheral requiring HFXO will be degraded until the crystal is stable.

#### Workaround

32 MHz crystal oscillator startup time must be verified by the user. If the worst-case startup time is shorter than 400 µs, no workaround is required. If the startup time can be longer than 400 µs, the software must ensure, using a timer, that the crystal has had enough time to start up before using peripherals that require the HFXO. The Radio requires the HFXO to be stable before use. The ADC, TIMERs, and TEMP sensor for example can use the HFXO as a reference for improved accuracy.



# 3.14 [72] NFCT, PPI: TASKS\_ACTIVATE cannot be used with the PPI

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The NFCT peripheral does not get activated when the PPI is configured to trigger TASKS\_ACTIVATE on any event.

#### Conditions

Always

#### Consequences

The TASKS\_ACTIVATE cannot be used with the PPI.

#### Workaround

None

# 3.15 [74] SAADC: Started events fires prematurely

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

False EVENTS\_STARTED

### Conditions

TACQ <= 5  $\mu$ s

#### Consequences

The EVENTS\_STARTED can come when not expected

#### Workaround

The module must be fully configured before it is enabled, and the TACQ configuration must be the last configuration set before ENABLE.

# 3.16 [75] MWU: Increased current consumption

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Increased current consumption in System ON IDLE.



#### Conditions

When MWU is enabled.

#### Consequences

Increased current consumption in System ON IDLE.

#### Workaround

Do not use MWU or disable MWU before WFE/WFI, enable it on IRQ.

# 3.17 [76] LPCOMP: READY event is set sooner than it should

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

May receive unexpected events and wakeups from LPCOMP.

#### Conditions

LPCOMP is configured to send an event or to wake up the chip. LPCOMP.TASKS\_START task is set and LPCOMP.EVENTS\_READY event has been received.

#### Consequences

Unpredictable system behavior caused by falsely triggered events and wakeups.

#### Workaround

Use the following configuration sequence.

- 1. Configure the LPCOMP to send an event or wake up the chip, but do not enable any PPI channels or IRQ to be triggered from the LPCOMP events.
- **2.** Trigger the LPCOMP.TASKS\_START task and wait for the LPCOMP.EVENTS\_READY event.
- 3. After receiving the LPCOMP.EVENTS\_READY event wait for 115 µs.
- **4.** After 115 μs, clear the LPCOMP.EVENTS\_DOWN, LPCOMP.EVENTS\_UP, and LPCOMP.EVENTS\_CROSS events. LPCOMP is now ready to be used.

# 3.18 [77] CLOCK: RC oscillator is not calibrated when first started

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The LFCLK RC oscillator frequency can have a frequency error of up to -25 to +40% after reset. A +/- 2% error is stated in the Product Specification.

#### Conditions

Always



#### Consequences

The LFCLK RC oscillator frequency is inaccurate.

#### Workaround

Calibrate the LFCLK RC oscillator before its first use after a reset.

# 3.19 [78] TIMER: High current consumption when using timer STOP task only

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00. It was inherited from the previous IC revision Engineering C.

#### Symptoms

Increased current consumption when the timer has been running and the STOP task is used to stop it.

#### Conditions

The timer has been running (after triggering a START task) and then it is stopped using a STOP task only.

#### Consequences

Increased current consumption

#### Workaround

Use the SHUTDOWN task after the STOP task or instead of the STOP task.

# 3.20 [79] NFCT: A false EVENTS\_FIELDDETECTED event occurs after the field is lost

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

A false EVENTS\_FIELDDETECTED event occurs.

#### Conditions

The task TASK\_SENSE is triggered within 270 µs of the event EVENTS\_FIELDLOST.

#### Consequences

EVENTS\_FIELDDETECTED will occur after a field is lost. (SHORT between eventfieldlost and taskSense should not be used since a false fieldDetected event will occur from using the task.)

#### Workaround

- Wait 170 µs after an EVENTS\_FIELDLOST event before triggering TASK\_SENSE for temperatures  $\geq 0^{\circ}$ C.
- Wait 270 μs after an EVENTS\_FIELDLOST event before triggering TASK\_SENSE for temperatures < 0°C.

Important: This anomaly was changed compared to the original publication.



# 3.21 [81] GPIO: PIN\_CNF is not retained when in debug interface mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

GPIO pin configuration is reset on wakeup from System OFF.

#### Conditions

The system is in debug interface mode.

#### Consequences

GPIO state unreliable until PIN\_CNF is reconfigured.

# 3.22 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a transaction

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

STOPPED event is set after clearing it.

#### Conditions

The STOP task is triggered during a transaction.

#### Consequences

STOPPED event occurs twice: When the STOP task is fired and when the master issues a stop condition on the bus. This could provoke an extra interrupt or a failure in the TWIS driver.

#### Workaround

The last STOPPED event must be accounted for in software.

# 3.23 [84] COMP: ISOURCE not functional

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The programmable current source (ISOURCE) has too high varation. Variance over temp is >20 times specified nominal value

#### Conditions

Always.



#### Consequences

Inaccurate current source.

#### Workaround

None.

# 3.24 [86] SAADC: Triggering START task after offset calibration may write a sample to RAM

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The first sample in the result buffer is incorrect, and will be present although the SAMPLE task has never been issued.

#### Conditions

The START task is triggered after performing calibration (through the CALIBRATEOFFSET task).

#### Consequences

Incorrect sample data in the result buffer.

#### Workaround

Calibration should follow the pattern STOP -> STOPPED -> CALIBRATEOFFSET -> CALIBRATEDONE -> STOP -> STOPPED -> START.

# 3.25 [87] CPU: Unexpected wake from System ON Idle when using FPU

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The CPU is unexpectedly awoken from System ON Idle.

#### Conditions

The FPU has been used.

#### Consequences

The CPU is awoken from System ON Idle.

#### Workaround

The FPU can generate pending interrupts just like other peripherals, but unlike other peripherals there are no INTENSET, INTENCLR registers for enabling or disabling interrupts at the peripheral level. In order to prevent unexpected wake-up from System ON Idle, add this code before entering sleep:



```
#if (__FPU_USED == 1)
    _set_FPSCR(_get_FPSCR() & ~(0x000009F));
    (void) __get_FPSCR();
    NVIC_ClearPendingIRQ(FPU_IRQn);
#endif
    __WFE();
```

# 3.26 [88] WDT: Increased current consumption when configured to pause in System ON idle

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Using the mode where watchdog is paused in CPU Idle, the current consumption jumps from 3 µA to 400 µA.

#### Conditions

When we enable WDT with the CONFIG option to pause when CPU sleeps:

NRF WDT->CONFIG = (WDT CONFIG SLEEP Pause<<WDT CONFIG SLEEP Pos);

#### Consequences

Reduced battery life

#### Workaround

Do not enter System ON IDLE within 125 µs after reloading the watchdog.

### 3.27 [89] TWI: Static 400 µA current while using GPIOTE

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Static current consumption between 400 µA to 450 µA when using TWI in combination with GPIOTE.

#### Conditions

- GPIOTE is configured in event mode
- TWI utilizes EasyDMA

#### Consequences

Current consumption higher than specified

#### Workaround

Turn the TWI off and back on after it has been disabled. To do so: If TWI0 is used,



```
* (volatile uint32_t *) 0x40003FFC = 0;
* (volatile uint32_t *) 0x40003FFC;
* (volatile uint32_t *) 0x40003FFC = 1;
```

If TWI1 is used,

```
* (volatile uint32_t *)0x40004FFC = 0;
* (volatile uint32_t *)0x40004FFC;
* (volatile uint32_t *)0x40004FFC = 1;
```

write 0 followed by a 1 to the POWER register (address 0xFFC) of the TWI that needs to be disabled. Reconfiguration of TWI is required before next usage.

# 3.28 [91] RADIO: Radio performance using CSP package version

This anomaly applies to IC Rev. Rev 1, build codes CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

WLCSP package has reduced receiver sensitivity compared to QFN packages in LDO and DCDC regulator modes.

#### Conditions

- Average Sensitivity over all channels degraded in LDO mode by 2 dB.
- Average Sensitivity over all channels degraded in DCDC mode by 4 dB.

#### Consequences

Reduced receiver sensitivity.

#### Workaround

None.

### 3.29 [97] GPIOTE: High current consumption in System ON Idle mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00. It was inherited from the previous IC revision Engineering C.

#### Symptoms

High current consumption (<20 µA) in System ON Idle mode.

#### Conditions

GPIOTE used with one or more channels in input mode.

#### Consequences

Higher current consumption.



#### Workaround

Use Port event to detect transitions on inputs instead of GPIOTE input mode.

# 3.30 [101] CLOCK: Sleep current increases after soft reset

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Sleep current with LFXO active is 0.5  $\mu$ A higher than expected.

#### Conditions

Low frequency crystal oscillator is active, due to use of RTC or WDT, and a soft-reset is issued or a CPU lock-up reset occurs.

#### Consequences

Increased sleep current.

#### Workaround

None.

# 3.31 [102] RADIO: PAYLOAD/END events delayed or not triggered after ADDRESS

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

After the ADDRESS event, the PAYLOAD/END events might not trigger until another packet is received with the same access address. The frequency at which this occurs is low (<0.1% of packets).

#### Conditions

BLE and Nordic proprietary radio mode. Radio receive mode.

#### Consequences

The radio remains in receive mode until the next packet is received. Both packets are lost.

#### Workaround

Use one of the following workarounds:

• Use SoftDevice s132\_nrf52\_4.0.2 or later and the ESB and Gazell libraries of SDK v14.0.0 or later.

These implementations prevent the radio from remaining in receive mode when a packet is not received.

Apply the following code before triggering the RXEN task:



```
*(volatile uint32_t *) 0x40001774 = ((*(volatile uint32_t *)
0x40001774) & 0xffffffe) | 0x01000000;
```

This code will reduce sensitivity with 3 dB.

# 3.32 [106] RADIO: Higher CRC error rates for some access addresses

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Payload in RX is corrupted.

#### Conditions

BLE and Nordic proprietary radio mode. 4 and 5 byte addresses. 1 in 1600 (<0.07%) randomly generated BLE addresses and 1 in 1200 (<0.09%) randomly generated proprietary addresses are affected.

#### Consequences

The radio reports up to 30% CRC error rate for packets being received when affected access addresses are used. For BLE, new access addresses are generated on each connection so the symptom is rare and not persistent.

#### Workaround

Use one of the following workarounds:

 Use SoftDevice s132\_nrf52\_4.0.2 or later and the ESB and Gazell libraries of SDK v14.0.0 or later to avoid higher CRC error rate.

The S132 SoftDevice detects when affected access addresses are being used in a connection and applies the following workaround resulting in 3 dB reduced sensitivity for approximately 0.1% of connections. The ESB and Gazell libraries apply the following workaround for all addresses.

• Apply the following code before triggering the RXEN task:

```
*(volatile uint32_t *) 0x40001774 = ((*(volatile uint32_t *)
0x40001774) & 0xffffffe) | 0x01000000;
```

This code will reduce sensitivity with 3 dB.

# 3.33 [107] RADIO: Immediate address match for access addresses containing MSBs 0x00

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

#### Symptoms

Loss of connection.

#### Conditions

Nordic proprietary radio mode with 4 and 5 byte addresses with certain combinations of 0 in the access address. BLE addresses are not affected.



#### Consequences

100% packet error rate.

#### Workaround

Either use the ESB and Gazell libraries of SDK v14.0.0 or later, or avoid using access addresses in the following pattern (where X is don't care):

| ADDRLEN=5 |    |             |         |   |            |  |
|-----------|----|-------------|---------|---|------------|--|
| BASEO     | =  | 0x0000XXXX, | PREFIXO | = | 0xxxxxx00  |  |
| BASE1     | =  | 0x0000XXXX, | PREFIXO | = | 0xXXXX00XX |  |
| BASE1     | =  | 0x0000XXXX, | PREFIXO | = | 0xXX00XXXX |  |
| BASE1     | =  | 0x0000XXXX, | PREFIXO | = | 0x00XXXXXX |  |
| BASE1     | =  | 0x0000XXXX, | PREFIX1 | = | 0xXXXXXX00 |  |
| BASE1     | =  | 0x0000XXXX, | PREFIX1 | = | 0xXXXX00XX |  |
| BASE1     | =  | 0x0000XXXX, | PREFIX1 | = | 0xXX00XXXX |  |
| BASE1     | =  | 0x0000XXXX, | PREFIX1 | = | 0x00XXXXXX |  |
|           |    |             |         |   |            |  |
| ADDRLEN=  | =4 |             |         |   |            |  |
| BASEO     | =  | 0x00XXXXXX, | PREFIXO | = | 0xXXXXXX00 |  |
| BASE1     | =  | 0x00XXXXXX, | PREFIXO | = | 0xXXXX00XX |  |
| BASE1     | =  | 0x00XXXXXX, | PREFIXO | = | 0xXX00XXXX |  |
| BASE1     | =  | 0x00XXXXXX, | PREFIXO | = | 0x00XXXXXX |  |
| BASE1     | =  | 0x00XXXXXX, | PREFIX1 | = | 0xXXXXXX00 |  |
| BASE1     | =  | 0x00XXXXXX, | PREFIX1 | = | 0xXXXX00XX |  |
| BASE1     | =  | 0x00XXXXXX, | PREFIX1 | = | 0xXX00XXXX |  |
| BASE1     | =  | 0x00XXXXXX, | PREFIX1 | = | 0x00XXXXXX |  |
|           |    |             |         |   |            |  |

# 3.34 [108] RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

RAM not correctly retained.

#### Conditions

System ON Idle mode or System OFF is used with parts or all RAM retained.

#### Consequences

RAM not correctly retained.

#### Workaround

Apply the following code after any reset:

```
*(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x10000258 & 0x0000004F);
```

This workaround is implemented in MDK version 8.9.0 and newer version. This workaround increases the I\_RAM current per 4 KB section from 20nA to 30nA.



# 3.35 [109] DMA: DMA access transfers might be corrupted

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The first byte sent out by the peripheral is sometimes wrong.

#### Conditions

System enters IDLE and stops the 64 MHz clock at the same time as the peripheral that is using DMA is started. This problem affects the peripherals PWM, SPIS, SPIM, TWIS, UARTE, and TWIM.

#### Consequences

Wrong data sent to external device.

#### Workaround

Workarounds will be incorporated into SDK v13.0.0. See the following document for a description of the workarounds:

http://infocenter.nordicsemi.com/pdf/nRF52\_PAN\_109\_add\_v1.1.pdf

# 3.36 [113] COMP: Single-ended mode with external reference is not functional

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

COMP output is not correct.

#### Conditions

COMP is used in single-ended mode with external reference.

#### Consequences

COMP cannot be used in this mode.

#### Workaround

None.

# 3.37 [132] CLOCK: The LFRC oscillator might not start

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00. It was inherited from the previous IC revision Engineering C.



#### Symptoms

The LFRC oscillator does not start and the LFCLKSTARTED event is not triggered.

#### Conditions

The LFRC oscillator is started in the window [66 µs, 138 µs] after the LFRC oscillator has stopped.

#### Consequences

The LFRC oscillator might become non-functional until it is reset.

#### Workaround

Delay starting the LFRC oscillator if it was last stopped [66 µs, 138 µs] ago.

### 3.38 [136] System: Bits in RESETREAS are set when they should not be

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00. It was inherited from the previous IC revision Engineering C.

#### Symptoms

After pin reset, RESETREAS bits other than RESETPIN might also be set.

#### Conditions

A pin reset has triggered.

#### Consequences

If the firmware evaluates RESETREAS, it might take the wrong action.

#### Workaround

When RESETREAS shows a pin reset (RESETPIN), ignore other reset reason bits.

Important: RESETREAS bits must be cleared between resets.

Apply the following code after any reset:

```
if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk) {
    NRF_POWER->RESETREAS = ~POWER_RESETREAS_RESETPIN_Msk;
}
```

This workaround is implemented in MDK version 8.13.0 and later.

### 3.39 [138] RADIO: Spurious emission on GPIO exceeds limits in radiated tests

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00.

#### Symptoms

Spurious emission in RX mode can exceed ETSI limits.



#### Conditions

Using the Nordic Development Kit or a product built from reference schematic using GPIO P0.25 and P0.26.

#### Consequences

Product does not conform to ETSI requirements.

#### Workaround

Use the updated reference schematics and reference layout, version 1.1 or later, available from http://infocenter.nordicsemi.com/topic/com.nordic.infocenter.nrf52/dita/nrf52/pdflinks/ref\_layout.html.

# 3.40 [141] NFCT: HFCLK not stopped when entering SENSE mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

Higher current consumption than specified in SENSE mode.

#### Conditions

Going from active mode to SENSE mode.

#### Consequences

Higher current consumption in SENSE mode than specified.

#### Workaround

Power cycle the NFCT using the POWER register, then issue the SENSE task to enter SENSE mode.

# 3.41 [143] RADIO: False CRC failures on specific addresses

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

#### Symptoms

100% CRC failure rate even if the payload is received correctly.

#### Conditions

Nordic proprietary radio mode. CRCCNF.SKIPADDR = 0. CRC calculation includes the address field. Logical address 0 and logical address 1 to 7 have the same BASE address MSBs configured.

```
ADDRLEN=5
BASE0 = 0xAAAAXXXX
BASE1 = 0xAAAAXXXX
ADDRLENLEN=4
BASE0 = 0xAAXXXXXX
BASE1 = 0xAAXXXXX
```

AND logical address 0 and one of the logical addresses 1 to 7 have the same PREFIX value configured.



The issue is present regardless of which logical address is enabled in RXADDRESSES.

#### Consequences

If receiving on logical address 0, the address is reconstructed incorrectly for CRC calculation, resulting in CRCSTATUS.CRCError being returned. However, the received payload bytes are correct. Packet error rate 100 percent. RXMATCH shows the wrong logical address.

#### Workaround

Use one of the following workarounds:

• Use the ESB and Gazell libraries of SDK v14.0.0 or later.

This implementation applies the following workaround.

- Set bit 16 in RXADDRESSES to 1.
- Apply the following code before triggering the RXEN task:

```
*(volatile uint32_t *) 0x40001774 = ((*(volatile uint32_t *)
0x40001774) & 0xffffffe) | 0x01000000;
```

This code will reduce sensitivity with 3 dB.

# 3.42 [146] CLOCK: LFRC frequency deviation

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

The frequency tolerance (fTOL\_CAL\_LFRC) of the LFRC oscillator is exceeding 250 ppm.

#### Conditions

Always.

#### Consequences

Timers using LFRC are not as precise as described in the specification.

#### Workaround

Account for a frequency tolerance of 500 ppm when using the LFRC oscillator.

# 3.43 [149] TWIM: First clock pulse after clock stretching may be too long or too short

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

When the TWI slave exits a clock stretching state, the first clock pulse from the master is too long or too short. The following deviations from the normal clock pulse length can occur:



#### 400 kHz

- Minimum: 0.7 μs
- Maximum: 3.0 μs

100 kHz

- Minimum: 0.7 µs
- Maximum: 11.0 μs

#### Conditions

TWI slave uses clock stretching.

#### Consequences

The slave may give an error condition due to a too long or too short clock pulse or the pulse may be lost. This depends on the slave clock stretching behavior.

#### Workaround

None.

### 3.44 [150] SAADC: EVENT\_STARTED does not fire

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

EVENT\_STARTED does not fire.

#### Conditions

ADC started (TASKS\_START) with PPI task. Any channel configured to TACQ <= 5  $\mu$ s.

#### Consequences

ADC cannot be started (TASKS\_START) with PPI if TACQ <= 5  $\mu$ s.

#### Workaround

Use TAQC > 5  $\mu$ s when starting ADC from PPI.

#### 3.45 [155] GPIOTE: IN event may occur more than once on input edge

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00. It was inherited from the previous IC revision Engineering C.

#### Symptoms

IN event occurs more than once on an input edge.

#### Conditions

Input signal edges are closer together than 1.3  $\mu$ s or >= 750 kHz for a periodic signal.



#### Consequences

Tasks connected through PPI or SHORTS to this event might be triggered twice.

#### Workaround

Apply the following code when any GPIOTE channel is configured to generate an IN event on edges that can occur within 1.3  $\mu$ s of each other:

```
*(volatile uint32_t *)(NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) =
1;
```

**Important:** A clock is kept on by the workaround and must be reverted to avoid higher current consumption when GPIOTE is not in use, using the following code:

```
*(volatile uint32_t *)(NRF_GPIOTE_BASE + 0x600 + (4 *
GPIOTE CH USED)) = 0;
```

# 3.46 [156] GPIOTE: Some CLR tasks give unintentional behavior

This anomaly applies to IC Rev. Rev 1, build codes QFAA-B00, QFAB-B00, CIAA-B00.

It was inherited from the previous IC revision Engineering C.

#### Symptoms

One of the following:

- Current consumption is high when entering IDLE.
- Latency for detection changes on inputs connected to GPIOTE channels becoming longer that expected.

#### Conditions

Using the following tasks:

| Address | GPIOTE task |
|---------|-------------|
| 0x060   | TASK_CLR[0] |
| 0x064   | TASK_CLR[1] |
| 0x068   | TASK_CLR[2] |
| 0x06C   | TASK_CLR[3] |
| 0x070   | TASK_CLR[4] |
| 0x074   | TASK_CLR[5] |
| 0x078   | TASK_CLR[6] |
| 0x07C   | TASK_CLR[7] |

#### Consequences

High current consumption or too long time from external event to internal triggering of PPI event and/or IRQ from GPIOTE.



Using TASK\_CLR[*n*] for even values of *n* has the side effect of setting the system in constant latency mode (see POWER->TASKS\_CONSTLAT). Using TASK\_CLR[*n*] for odd values of *n* has the side effect of setting the system in low power mode (see POWER->TASKS\_LOWPOWER).

#### Workaround

To set the system back in the mode it was before using the TASK\_CLR[*n*], triggering of tasks with even *n* must be followed by triggering any of the TASK\_CLR with odd *n* and vice versa.

# 3.47 [163] FICR: Code and RAM size fields do not match chip specification

This anomaly applies to IC Rev. Rev 1, build codes QFAB-B00.

#### Symptoms

FICR values CODESIZE and INFO.RAM does not contain correct values.

#### Conditions

Always.

#### Consequences

None.

#### Workaround

None.