

# nRF52832 Engineering B Errata v1.1



Chapter 1: nRF52832 Engineering B Errata v1.1			
Chapter 2: Change log	4		
Chapter 3: New and inherited anomalies	6		
3.1 [12] COMP: Reference ladder is not correctly calibrated	7		
3.2 [15] POWER: RAM[x].POWERSET/CLR read as zero	7		
3.3 [20] RTC: Register values are invalid	8		
3.4 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset			
3.5 [36] CLOCK: Some registers are not reset when expected	9		
3.6 [51] I2S: Aligned stereo slave mode does not work	9		
3.7 [54] I2S: Wrong LRCK polarity in Aligned mode	9		
3.8 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP	10		
3.9 [58] SPIM: An additional byte is clocked out when RXD.MAXCNT = 1	10		
3.10 [62] NFCT: Can draw current when not enabled	11		
3.11 [63] POWER: DC/DC does not automatically switch off in System ON IDLE	12		
3.12 [64] NFCT: Only full bytes can be received or transmitted, but supports 4-bit frame	e		
transmit	12		
3.13 [67] NFCT, PPI: Some events cannot be used with the PPI	12		
3.14 [68] CLOCK: EVENTS_HFCLKSTARTED can be generated before HFCLK is stable	13		
3.15 [70] COMP: Not able to wake CPU from System ON IDLE	14		
3.16 [71] CLOCK: RCOSC calibration	14		
3.17 [72] NFCT, PPI: TASKS_ACTIVATE cannot be used with the PPI	15		
3.18 [73] TIMER: Event lost	15		
3.19 [74] SAADC: Started events fires prematurely	16		
3.20 [75] MWU: Increased current consumption	16		
3.21 [76] LPCOMP: READY event is set sooner than it should	17		
3.22 [77] CLOCK: RC oscillator is not calibrated when first started	17		
3.23 [78] TIMER: High current consumption when using timer STOP task only	18		
3.24 [79] NFCT: A false EVENTS_FIELDDETECTED event occurs after the field is lost	18		
3.25 [81] GPIO: PIN_CNF is not retained when in debug interface mode	18		
3.26 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a transaction	19		

Chapter 4: Fixed anomalies20
------------------------------

# Chapter 1 nRF52832 Engineering B Errata v1.1

This Errata document contains anomalies for the nRF52832 chip, revision Engineering B (QFAA-BA0, CHAA-AA0).

The document indicates which anomalies are fixed, inherited, or new compared to revision Engineering A.

# Chapter 2 Change log

See the following list for an overview of changes from previous versions of this document.

# Table 1: Change log

Version	Date	Change	
nRF52832 Engineering B v1.1	17.02.2016	<ul> <li>Updated: No. 30. "STOP Task and STOPPED Event are not functional" to "STOP Task is not functional" (fixed)</li> <li>Deleted: No. 53. "Using SCB.AIRCR.VECTRESET may get the chip into an undefined state" (not relevant)</li> <li>Updated: No. 70. "Not able to wake CPU from System ON IDLE"</li> <li>Updated: No. 73. "Event lost"</li> <li>Updated: No. 78. "High current consumption when using timer STOP task only"</li> <li>Added: No. 79. " A false EVENTS_FIELDDETECTED event occurs after the field is lost"</li> <li>Added: No. 81. "PIN_CNF is not retained when in debug interface mode"</li> <li>Added: No. 83. "STOPPED event occurs twice if the STOP task is triggered during a transaction"</li> </ul>	
nRF52832 Engineering B v1.0	21.01.2016	Created separate document for IC revision Engineering B.	
nRF52832-PAN v1.2	11.12.2015	<ul> <li>Added: No. 67. "Some events cannot be used with the PPI"</li> <li>Added: No. 68. "EVENTS_HFCLKSTARTED can be generated before HFCLK is stable"</li> <li>Added: No. 70. "Not able to wake CPU from System ON IDLE"</li> <li>Added: No. 71. "RCOSC calibration"</li> <li>Added: No. 72. "TASKS_ACTIVATE cannot be used with the PPI"</li> <li>Added: No. 73. "Event lost"</li> <li>Added: No. 74. "Started events fires prematurely"</li> <li>Added: No. 75. "Increased current consumption"</li> <li>Added: No. 76. "READY event is set sooner than it should"</li> <li>Added: No. 77. "RC oscillator is not calibrated when first started"</li> <li>Added: No. 78. "High current consumption when using timer STOP task only"</li> </ul>	
nRF52832-PAN v1.1	09.10.2015	<ul> <li>Added: No. 12. "Reference ladder is not correctly calibrated"</li> <li>Added: No. 15. "RAM[x].POWERSET/CLR read as zero"</li> <li>Added: No. 20. "Register values are invalid"</li> <li>Added: No. 30. "STOP Task and STOPPED Event are not functional"</li> <li>Added: No. 36. "Some registers are not reset when expected"</li> <li>Added: No. 31. "Calibration values are not correctly loaded from FICR at reset"</li> <li>Added: No. 51. "Aligned stereo slave mode does not work"</li> </ul>	



Version	Date	Change
		<ul> <li>Added: No. 53. "Using SCB.AIRCR.VECTRESET may get the chip into an undefined state"</li> <li>Added: No. 54. "Wrong LRCK polarity in Aligned mode"</li> <li>Added: No. 55. "RXPTRUPD and TXPTRUPD events asserted after STOP"</li> <li>Added: No. 58. "SPIM clocks out an additional byte when RXD.MAXCNT = 1"</li> <li>Added: No. 62. "Can draw current when not enabled"</li> <li>Added: No. 63. "DC/DC does not automatically switch off in System ON IDLE"</li> <li>Added: No. 64. "Only full bytes can be received or transmitted"</li> </ul>

# Chapter 3 New and inherited anomalies

The following anomalies are present in revision Engineering B of the nRF52832 chip.

# Table 2: New and inherited anomalies

ID	Module	Description	New in Engineering B	Inherited from Engineering A
12	СОМР	Reference ladder is not correctly calibrated		Х
15	POWER	RAM[x].POWERSET/CLR read as zero		Х
20	RTC	Register values are invalid		Х
31	CLOCK	Calibration values are not correctly loaded from FICR at reset		Х
36	CLOCK	Some registers are not reset when expected		Х
51	125	Aligned stereo slave mode does not work	Х	
54	125	Wrong LRCK polarity in Aligned mode	Х	
55	125	RXPTRUPD and TXPTRUPD events asserted after STOP	Х	
58	SPIM	An additional byte is clocked out when RXD.MAXCNT = 1		Х
62	NFCT	Can draw current when not enabled	Х	
63	POWER	DC/DC does not automatically switch off in System ON IDLE		Х
64	NFCT	Only full bytes can be received or transmitted, but supports 4- bit frame transmit		х
67	NFCT,PPI	Some events cannot be used with the PPI		Х
68	CLOCK	EVENTS_HFCLKSTARTED can be generated before HFCLK is stable		х
70	СОМР	Not able to wake CPU from System ON IDLE		Х
71	CLOCK	RCOSC calibration		Х
72	NFCT,PPI	TASKS_ACTIVATE cannot be used with the PPI		Х
73	TIMER	Event lost		Х
74	SAADC	Started events fires prematurely		Х
75	MWU	Increased current consumption	Х	
76	LPCOMP	READY event is set sooner than it should	Х	
77	CLOCK	RC oscillator is not calibrated when first started		Х
78	TIMER	High current consumption when using timer STOP task only		Х
79	NFCT	A false EVENTS_FIELDDETECTED event occurs after the field is lost	х	



ID	Module	Description	New in Engineering B	Inherited from Engineering A
81	GPIO	PIN_CNF is not retained when in debug interface mode	Х	
83	TWIS	STOPPED event occurs twice if the STOP task is triggered during a transaction	х	

# 3.1 [12] COMP: Reference ladder is not correctly calibrated

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.1 Symptoms

COMP does not compare correctly.

# **3.1 Conditions**

Always.

# **3.1 Consequences**

COMP module is unusable.

# 3.1 Workaround

Execute the following code before enabling the COMP module:

# 3.2 [15] POWER: RAM[x].POWERSET/CLR read as zero

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.2 Symptoms

RAM[x].POWERSET and RAM[x].POWERCLR read as zero, even though the RAM is on.

# **3.2 Conditions**

Always

# **3.2 Consequences**

Not possible to read the RAM state using RAM[x].POWERSET and RAM[x].POWERCLR registers. Write works as it should.



# 3.2 Workaround

Use RAM[x].POWER to read the state of the RAM.

# 3.3 [20] RTC: Register values are invalid

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.3 Symptoms

RTC registers will not contain the correct/expected value if read.

# **3.3 Conditions**

The RTC has been idle.

# 3.3 Consequences

RTC configuration cannot be determined by reading RTC registers.

# 3.3 Workaround

Execute the below code before you use RTC.

```
NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
NRF_CLOCK->TASKS_LFCLKSTART = 1;
while (NRF_CLOCK->EVENTS_LFCLKSTARTED == 0) {}
NRF_RTC0->TASKS_STOP = 0;
```

# 3.4 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.4 Symptoms

RCOSC32KICALLENGTH is initialized with the wrong FICR value.

# **3.4 Conditions**

Always

# 3.4 Consequences

RCOSC32KICALLENGTH default value is wrong.

# 3.4 Workaround

Execute the following code after reset:

```
*(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) &
0x0000E000) >> 13;
```



This code is already present in the latest system\_nrf52.c file.

# 3.5 [36] CLOCK: Some registers are not reset when expected

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.5 Symptoms

After watchdog timeout reset, CPU lockup reset, soft reset, or pin reset, the following CLOCK peripheral registers are not reset: CLOCK->EVENTS\_DONE, CLOCK->EVENTS\_CTTO, CLOCK->CTIV

# **3.5 Conditions**

After watchdog timeout reset, CPU Lockup reset, soft reset, and pin reset.

# **3.5 Consequences**

Register reset values might be incorrect. It may cause undesired interrupts in case of enabling interrupts without clearing the DONE or CTTO events.

# 3.5 Workaround

Clear affected registers after reset. This workaround has already been added into system\_nrf52.c file.

# 3.6 [51] I2S: Aligned stereo slave mode does not work

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

# 3.6 Symptoms

Sample values for the left channel are transmitted twice (for both channels within a frame), sample values for the right channel are lost.

# **3.6 Conditions**

CONFIG.MODE = SLAVE, CONFIG.CHANNELS = STEREO, CONFIG.FORMAT = ALIGNED.

# 3.6 Consequences

Aligned format cannot be used for stereo transmission in Slave mode.

# 3.6 Workaround

None.

# 3.7 [54] I2S: Wrong LRCK polarity in Aligned mode

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

# 3.7 Symptoms

In Aligned mode, left and right samples are swapped.



# **3.7 Conditions**

CONFIG.FORMAT = ALIGNED

# **3.7 Consequences**

Left and right audio channels are swapped.

# 3.7 Workaround

Swap left and right samples in memory.

# 3.8 [55] I2S: RXPTRUPD and TXPTRUPD events asserted after STOP

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

# 3.8 Symptoms

The RXPTRUPD event is generated when the STOP task is triggered, even though reception (RX) is disabled. Similarly, the TXPTRUPD event is generated when the STOP task is triggered, even though transmission (TX) is disabled.

#### **3.8 Conditions**

A previous transfer has been performed with RX/TX enabled, respectively.

#### **3.8 Consequences**

The indication that RXTXD.MAXCNT words were received/transmitted is false.

# 3.8 Workaround

Ignore the RXPTRUPD and TXPTRUPD events after triggering the STOP task. Clear these events before starting the next transfer.

# 3.9 [58] SPIM: An additional byte is clocked out when RXD.MAXCNT = 1

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.9 Symptoms

SPIM clocks out additional byte.

# **3.9 Conditions**

RXD.MAXCNT = 1

TXD.MAXCNT <= 1

#### **3.9 Consequences**

Additional byte is redundant.



#### 3.9 Workaround

Use the SPI module (deprecated but still available) or use the following workaround with SPIM:

```
/**
* @brief Work-around for transmitting 1 byte with SPIM.
* @param spim: The SPIM instance that is in use.
* @param ppi channel: An unused PPI channel that will be used by the
workaround.
* @param gpiote channel: An unused GPIOTE channel that will be used by
the workaround.
* @warning Must not be used when transmitting multiple bytes.
* @warning After this workaround is used, the user must reset the PPI
channel and the GPIOTE channel before attempting to transmit multiple
bytes.
*/
void setup workaround for ftpan 58 (NRF SPIM Type * spim, uint32 t
ppi channel, uint32 t gpiote channel)
{
    // Create an event when SCK toggles.
    NRF GPIOTE->CONFIG[gpiote channel] = (
       GPIOTE CONFIG MODE Event <<
        GPIOTE_CONFIG_MODE_Pos
        ) | (
        spim->PSEL.SCK <<</pre>
        GPIOTE CONFIG PSEL Pos
        ) | (
        GPIOTE CONFIG POLARITY Toggle <<
        GPIOTE CONFIG POLARITY Pos
        );
    // Stop the spim instance when SCK toggles.
    NRF PPI->CH[ppi channel].EEP = (uint32 t)&NRF GPIOTE-
>EVENTS
        IN[gpiote channel];
    NRF PPI->CH[ppi channel].TEP = (uint32 t)&spim->TASKS STOP;
    NRF PPI->CHENSET = 1U << ppi channel;
    // The spim instance cannot be stopped mid-byte, so it will finish
   \ensuremath{{//}} transmitting the first byte and then stop. Effectively ensuring
   // that only 1 byte is transmitted.
}
```

# 3.10 [62] NFCT: Can draw current when not enabled

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

# 3.10 Symptoms

Increased current consumption (>10 µA) in System OFF and System ON IDLE.

# **3.10 Conditions**

NFCT is not enabled and supply voltage is above 2.5V.

#### 3.10 Consequences

Current consumption in low power modes can be higher than specified.



# 3.10 Workaround

None

# 3.11 [63] POWER: DC/DC does not automatically switch off in System ON IDLE

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.11 Symptoms

The device will draw current periodically (in the mA range) when in System ON IDLE.

# 3.11 Conditions

DC/DC is enabled and in System ON IDLE.

# 3.11 Consequences

Average current consumption in idle mode is too high.

# 3.11 Workaround

None

# 3.12 [64] NFCT: Only full bytes can be received or transmitted, but supports 4bit frame transmit

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.12 Symptoms

Data bits are not transmitted, or appear to not be received, if the Frame length is not a multiple of 8 bits (i.e. Frame includes data bits).

# 3.12 Conditions

Frame length is not a multiple of 8 bits (bytes only). Exception: 4-bit frame transmit supported.

# 3.12 Consequences

Partial bytes cannot be transferred:

- TXD.AMOUNT.TXDATABITS must be 0
- RXD.AMOUNT.RXDATABITS must be 0

# 3.12 Workaround

None

# 3.13 [67] NFCT, PPI: Some events cannot be used with the PPI

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.





#### 3.13 Symptoms

The following NFCT events do not trigger tasks when used with the PPI:

- EVENTS\_AUTOCOLRESSTARTED
- EVENTS\_COLLISION
- EVENTS\_SELECTED
- EVENTS\_STARTED

# 3.13 Conditions

PPI is used to trigger peripheral tasks using the NFCT events.

# 3.13 Consequences

The PPI cannot be used to trigger tasks using the following NFCT events:

- EVENTS\_AUTOCOLRESSTARTED
- EVENTS\_COLLISION
- EVENTS\_SELECTED
- EVENTS\_STARTED

#### 3.13 Workaround

The EVENTS\_AUTOCOLRESSTARTED cannot be used with the PPI.

Subtract an offset of 0x04 while configuring the PPI event end points for the following NFCT events:

- EVENTS\_COLLISION
- EVENTS\_SELECTED
- EVENTS\_STARTED

Examples:

```
NRF_PPI->CH[x].EEP = ((uint32_t) &NRF_NFCT->EVENTS_COLLISION) - 0x04;
NRF_PPI->CH[x].EEP = ((uint32_t) &NRF_NFCT->EVENTS_SELECTED) - 0x04;
NRF_PPI->CH[x].EEP = ((uint32_t) &NRF_NFCT->EVENTS_STARTED) - 0x04;
```

# 3.14 [68] CLOCK: EVENTS\_HFCLKSTARTED can be generated before HFCLK is stable

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.14 Symptoms

EVENTS\_HFCLKSTARTED may come before HFXO is started.

# 3.14 Conditions

When using a 32 MHz crystal with start-up longer than 400  $\mu$ s.

# 3.14 Consequences

Performance of radio and peripheral requiring HFXO will be degraded until the crystal is stable.



#### 3.14 Workaround

32 MHz crystal oscillator startup time must be verified by the user. If the worst-case startup time is shorter than 400 µs, no workaround is required. If the startup time can be longer than 400 µs, the software must ensure, using a timer, that the crystal has had enough time to start up before using peripherals that require the HFXO. The Radio requires the HFXO to be stable before use. The ADC, TIMERs, and TEMP sensor for example can use the HFXO as a reference for improved accuracy.

# 3.15 [70] COMP: Not able to wake CPU from System ON IDLE

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

#### 3.15 Symptoms

COMP event not able to wake CPU form System ON IDLE.

#### 3.15 Conditions

Always

#### 3.15 Consequences

CPU will not wake from System ON IDLE.

#### 3.15 Workaround

Use the following workaround to prevent some core peripheral services from going to the lowest power mode. This will cause an increase of around 20 µA current in SYSTEM ON IDLE.

```
if (*(volatile uint32_t *)0x4006EC00 == 0)
{ *(volatile uint32_t *)0x4006EC00 = 0x9375; }
*(volatile unit32 t *) 0x4006EC14 = 0xC0;
```

To turn off this workaround (to save current):

```
if (*(volatile uint32_t *)0x4006EC00 == 0)
{ *(volatile uint32_t *)0x4006EC00 = 0x9375; }
*(volatile unit32 t *) 0x4006EC14 = 0x0;
```

# 3.16 [71] CLOCK: RCOSC calibration

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

#### 3.16 Symptoms

RCOSC only calibrates on every second calibration request.

#### 3.16 Conditions

Always



### 3.16 Consequences

RCOSC not properly calibrated.

#### 3.16 Workaround

Trigger TASKS\_CAL, wait for EVENTS\_DONE. Trigger TASKS\_CAL again, wait for EVENTS\_DONE each time the RCOSC is to be calibrated.

# 3.17 [72] NFCT, PPI: TASKS\_ACTIVATE cannot be used with the PPI

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

#### 3.17 Symptoms

The NFCT peripheral does not get activated when the PPI is configured to trigger TASKS\_ACTIVATE on any event.

#### 3.17 Conditions

Always

#### 3.17 Consequences

The TASKS\_ACTIVATE cannot be used with the PPI.

#### 3.17 Workaround

None

# 3.18 [73] TIMER: Event lost

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

#### 3.18 Symptoms

If an event from the peripherals listed below comes within 125 ns of the CPU and all other peripherals going to IDLE, the event flag may not be set and the event would be lost. The effected peripherals are RTC, LPCOMP, GPIO, and WDT. These peripherals are commonly used to wake the system from a low power IDLE state. Loss of events would prevent the wakeup from occurring.

### 3.18 Conditions

Always

# 3.18 Consequences

Lost events.



#### 3.18 Workaround

Use the following workaround to prevent some core peripheral services from going to the lowest power mode. This will cause an increase of around 20 µA current in SYSTEM ON IDLE.

```
if (*(volatile uint32_t *)0x4006EC00 == 0)
{ *(volatile uint32_t *)0x4006EC00 = 0x9375; }
*(volatile unit32_t *) 0x4006EC14 = 0xC0;
```

To turn off this workaround (to save current):

```
if (*(volatile uint32_t *)0x4006EC00 == 0)
{ *(volatile uint32_t *)0x4006EC00 = 0x9375; }
*(volatile unit32_t *) 0x4006EC14 = 0x0;
```

# 3.19 [74] SAADC: Started events fires prematurely

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

#### 3.19 Symptoms

False EVENTS\_STARTED

#### 3.19 Conditions

TACQ <= 5 μs

#### 3.19 Consequences

The EVENTS\_STARTED can come when not expected

#### 3.19 Workaround

The module must be fully configured before it is enabled, and the TACQ configuration must be the last configuration set before ENABLE.

# 3.20 [75] MWU: Increased current consumption

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

#### 3.20 Symptoms

Increased current consumption in System ON IDLE.

#### 3.20 Conditions

When MWU is enabled.

#### 3.20 Consequences

Increased current consumption in System ON IDLE.



#### 3.20 Workaround

Do not use MWU or disable MWU before WFE/WFI, enable it on IRQ.

# 3.21 [76] LPCOMP: READY event is set sooner than it should

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

### 3.21 Symptoms

May receive unexpected events and wakeups from LPCOMP.

#### **3.21 Conditions**

LPCOMP is configured to send an event or to wake up the chip. LPCOMP.TASKS\_START task is set and LPCOMP.EVENTS\_READY event has been received.

#### 3.21 Consequences

Unpredictable system behavior caused by falsely triggered events and wakeups.

#### 3.21 Workaround

Use the following configuration sequence.

- 1. Configure the LPCOMP to send an event or wake up the chip, but do not enable any PPI channels or IRQ to be triggered from the LPCOMP events.
- 2. Trigger the LPCOMP.TASKS\_START task and wait for the LPCOMP.EVENTS\_READY event.
- 3. After receiving the LPCOMP.EVENTS\_READY event wait for 115 µs.
- **4.** After 115 μs, clear the LPCOMP.EVENTS\_DOWN, LPCOMP.EVENTS\_UP, and LPCOMP.EVENTS\_CROSS events. LPCOMP is now ready to be used.

# 3.22 [77] CLOCK: RC oscillator is not calibrated when first started

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

#### 3.22 Symptoms

The LFCLK RC oscillator frequency can have a frequency error of up to -25 to +40% after reset. A +/- 2% error is stated in the Product Specification.

#### 3.22 Conditions

Always

#### 3.22 Consequences

The LFCLK RC oscillator frequency is inaccurate.

#### 3.22 Workaround

Calibrate the LFCLK RC oscillator before its first use after a reset.



# 3.23 [78] TIMER: High current consumption when using timer STOP task only

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

It was inherited from the previous IC revision Engineering A.

# 3.23 Symptoms

Increased current consumption when the timer has been running and the STOP task is used to stop it.

# **3.23 Conditions**

The timer has been running (after triggering a START task) and then it is stopped using a STOP task only.

# 3.23 Consequences

Increased current consumption

# 3.23 Workaround

Use the SHUTDOWN task after the STOP task or instead of the STOP task.

# 3.24 [79] NFCT: A false EVENTS\_FIELDDETECTED event occurs after the field is lost

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

# 3.24 Symptoms

A false EVENTS\_FIELDDETECTED event occurs.

# 3.24 Conditions

The task TASK\_SENSE is triggered within 150 µs of the event EVENTS\_FIELDLOST.

# 3.24 Consequences

EVENTS\_FIELDDETECTED will occur after a field is lost. (SHORT between eventfieldlost and taskSense should not be used since a false fieldDetected event will occur from using the task.)

# 3.24 Workaround

Wait 150 µs after an EVENTS\_FIELDLOST event before triggering TASK\_SENSE.

# 3.25 [81] GPIO: PIN\_CNF is not retained when in debug interface mode

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

# 3.25 Symptoms

GPIO pin configuration is reset on wakeup from System OFF.

# 3.25 Conditions

The system is in debug interface mode.



# 3.25 Consequences

GPIO state unreliable until PIN\_CNF is reconfigured..

# 3.26 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a transaction

This anomaly applies to IC Rev. Engineering B, build codes QFAA-BA0, CHAA-AA0.

# 3.26 Symptoms

STOPPED event is set after clearing it.

#### **3.26 Conditions**

The STOP task is triggered during a transaction.

#### 3.26 Consequences

STOPPED event occurs twice: When the STOP task is fired and when the master issues a stop condition on the bus. This could provoke an extra interrupt or a failure in the TWIS driver.

#### 3.26 Workaround

The last STOPPED event must be accounted for in software.

# Chapter 4 Fixed anomalies

The anomalies listed in this table are no longer present in the current chip version.

For a detailed description of the fixed anomalies, see the Errata for revision Engineering A.

# **Table 3: Fixed anomalies**

ID	Module	Description
1	125	I2S not functional
2	PWM	PWM not functional
3	PDM	PDM not functional
4	MWU	MWU not functional
7	NVMC,System	Cache is not functional
8	SAADC	Increased current consumption in system ON-IDLE
9	QDEC	Some features are not functional
10	RTC	RTC2 is not functional
11	System	Device is unable to stay in System-Off mode
16	System	RAM may be corrupt on wakeup from CPU IDLE
17	NFCT	The EVENTS_FIELDLOST is not generated
23	SPIM	END event is generated before ENDTX
24	NFCT	The FIELDPRESENT register read is not reliable
25	NFCT	Reset value of SENSRES register is incorrect
26	NFCT	NFC field does not wakeup the device from emulated system OFF
27	NFCT	Triggering NFCT ACTIVATE task also activates the Rx easyDMA
28	SAADC	Scan mode is not functional for some analog inputs
29	TWIS	Incorrect bits in ERRORSRC
30	TWIS	STOP Task is not functional
32	DIF	Debug session automatically enables TracePort pins
33	System	Code RAM is located at wrong address
34	System	Code and Data RAM are not mapped from the same physical RAM
35	CLOCK	HFCLK can draw current when not requested
37	RADIO	Encryption engine is slow by default.
38	PPI	Enable/disable tasks for channel group 4 and 5 cannot be triggered through PPI
39	NFCT	The automatic collision resolution does not handle CRC and parity errors



ID	Module	Description
40	NFCT	The FRAMEDELAYMODE = WindowGrid is not supported
41	GPIO	PIN_CNF[x] registers not reset after pin reset
42	PPI	FORK on the fixed channels is not functional
43	SPIS	SPIS0 is not functional
44	NVMC	Read after flash erase is unpredictable
46	SPIM,TWIM	EasyDMA list not functional
47	DIF	Trace is not functional
48	DIF	SWO only works if Trace is enabled.
49	RTC	RTC is not functional after LFCLK is restarted
57	NFCT	NFC Modulation amplitude
65	POWER	RAM[] registers mapping of RAM block and sections is wrong